My Inquiry
My Account
Texas Instruments TC285SPD-B0
- Part No.:
- TC285SPD-B0
- Manufacturer:
- Texas Instruments
- Category:
- Image Sensors, Camera
- Package:
- 28-CSDIP (0.79", 20.07mm Width) Window
- Datasheet:
-
TC285SPD-B0.pdf
- Description:
- IC CCD IMAGE SENSOR 28CDIP
- Quantity:
- Payment:
- Shipping:
Inventory:2,132
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC285SPD-B0 from Texas Instruments is a 1004 × 1002-pixel frame-transfer CCD image sensor with IMPACTRON™ charge multiplication, 30-frame/s readout, 8.0 µm square pixels, and integrated Peltier cooler. It delivers single-electron sensitivity under cooled conditions and supports progressive scan, line summing, and pixel summing for low-light biomedical and scientific imaging.
For engineers reviewing the TC285SPD-B0 datasheet, TC285SPD-B0 pinout, TC285SPD-B0 application, or TC285SPD-B0 equivalent, this device requires attention to CCM gain control via CMG voltage (15–22 V), external 2.2 kΩ load on VOUT, substrate biasing, and dew-point management of the hermetically sealed ceramic package.
Technical Context
The TC285SPD-B0 implements TI's proprietary Split-Gate Virtual-Phase CCD (SGVPCCD) architecture with dual-phase parallel transfer and a 400-stage serial charge multiplier. Its impact ionization-based charge carrier multiplication (CCM) occurs during high-field carrier transfers in specially gated regions, enabling adjustable gain without added read noise.
It integrates a frame memory area, advanced lateral overflow drain for blooming suppression without NIR penalty, and a three-stage output chain: floating diffusion node, dual-stage source-follower, and an on-package bipolar transistor requiring external 2.2 kΩ load. Operation mandates correlated double sampling (CDS) to suppress kTC reset noise.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 1004 (H) × 1002 (V) active pixels; full-field capture of 1,006,008 pixels per frame |
| Readout Speed | 30 frames/s maximum; enabled by 0–8 V serial register clocking and double-length serial register |
| Charge Multiplication Gain | 1× to 2000× adjustable via CMG pulse amplitude (15–22 V); enables single-photon detection at cryogenic temperatures |
| Pixel Size | 8.0 µm square; supports high spatial resolution and >40 k e⁻ well capacity in image area |
| Electronic Shutter Range | 1/30 s to 1/5,000 s continuous exposure control via anti-blooming drain pulse timing |
| Dark Current | 0.005–0.02 nA/cm² at 25°C; reduced further with Peltier cooling to –20°C minimum |
| Noise Performance | 1.0 e⁻ noise-equivalent signal with CCM gain; 20 e⁻ without CCM; excess noise factor ≤1.4 |
Pinout & Package
Dual-in-line ceramic package with 28 leads, hermetically sealed glass window, and integrated Peltier cooler (P+/P− terminals). Includes on-package bipolar output transistor requiring external 2.2 kΩ load between VOUT and SUB.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VOUT (18) | Output signal node | Amplified, multiplied video output; requires external 2.2 kΩ load to SUB for proper biasing of on-package bipolar transistor |
| CMG (12) | Charge multiplication gate | Controls CCM gain magnitude; accepts 15–22 V pulses; timing overlap with SRG1 critical for optimal multiplication |
| IAG1/IAG2 (6,5,23,24) | Image area transfer gates | Drive parallel charge transfer from photodiodes to storage area; dual-phase waveform required for efficient transfer |
| SAG1/SAG2 (8,7,21,22) | Storage area transfer gates | Shift stored charge into serial register; phase-aligned with IAG for frame transfer timing |
| SRG1/SRG2 (10,11) | Serial register gates | 0–8 V clocked; transport charge through 400-stage multiplier toward output; SRG1 falling edge defines signal-valid timing (16 ns delay) |
| RST (13) | Reset gate | Resets floating diffusion node pre-readout; skipping RST pulses enables pixel summing mode |
| ODB (4) | Anti-blooming drain | DC-biased (4.9–5.5 V) for overflow control; pulsed (~12.5 V) for frame-clearing and electronic shutter initiation |
| P+/P− (1,2,27,28) | Peltier cooler supply | Enable thermoelectric cooling to –20°C minimum; requires external heat sink and dew-point monitoring |
Key Features
| Feature | Design Value |
|---|---|
| IMPACTRON™ Charge Multiplication | On-chip electron multiplication via impact ionization in serial register; eliminates need for external intensifiers while preserving quantum efficiency |
| Advanced Lateral Overflow Drain | Blooming suppression without compromising near-infrared (NIR) response; DC bias adjusts trade-off between well capacity and anti-blooming threshold |
| Integrated Peltier Cooler | On-package thermoelectric cooling reduces dark current by >10× at –20°C; eliminates external cryo-cooling infrastructure |
| Progressive Scan + Summing Modes | Full-frame progressive readout plus configurable line/pixel summing for SNR vs. resolution trade-offs in ultra-low-light acquisition |
| High Quantum Efficiency & Uniformity | Wide spectral response (300–1100 nm); <0.3 mV dark-signal uniformity and <1.5% column non-uniformity enable quantitative imaging |
Applications
| Fluorescence Microscopy | Low-Light Scientific Imaging |
|---|---|
Use Scenario: Capturing weak, transient fluorescence signals from live-cell specimens under minimal illumination to prevent phototoxicity. IC Role / Device Role / Timing Role: Frame-transfer CCD sensor with sub-second electronic shutter and CCM gain to resolve single-photon events without image lag or smear. Use Value: Enables 10× longer integration times at –20°C while maintaining <1 e⁻ read noise-critical for photon-counting accuracy in confocal systems. | Use Scenario: High-dynamic-range spectral analysis of faint astronomical objects using long-exposure, cooled acquisition. IC Role / Device Role / Timing Role: Low-dark-current, high-QE image sensor with programmable exposure (1/30 s to 1/5,000 s) and CDS-compatible output for noise-suppressed digitization. Use Value: Delivers 72 dB dynamic range with CCM gain and <0.02 nA/cm² dark current at –20°C-exceeding EMCCD performance in NIR bands. |
| Biomedical Endoscopy | Industrial Machine Vision Inspection |
Use Scenario: Real-time, high-resolution imaging inside minimally invasive surgical tools where ambient light is extremely limited. IC Role / Device Role / Timing Role: Solid-state replacement for image intensifiers; provides distortion-free, lag-free, microphonic-immune imaging with electronic centering compatibility. Use Value: Eliminates vacuum-tube reliability issues and enables compact, sterilizable probe designs with stable 30 fps output and no burn-in risk. | Use Scenario: Automated defect detection on reflective or low-contrast surfaces (e.g., semiconductor wafers, polished metals) under controlled lighting. IC Role / Device Role / Timing Role: High-uniformity, high-SNR sensor with 1004 × 1002 resolution and advanced blooming control for consistent metrology across field-of-view. Use Value: Achieves <1.5% column uniformity and <0.2 mV shading-enabling sub-pixel defect localization without per-pixel calibration overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-sensitivity CCD imaging applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| KAI-2020M (ON Semiconductor) | Interline transfer CCD; no charge multiplication; 1600 × 1200 resolution; higher power; no integrated cooler | Lacks single-photon sensitivity; suited for brighter, faster industrial inspection-not ultra-low-light science | Choose when cost, speed, or interline global shutter outweighs need for CCM gain and cooling. |
| ICX694AQ (Sony) | Frame-transfer CCD; 2448 × 2050; no CCM; TE-cooled option available externally; lower QE in NIR | Higher resolution but 2× slower readout (15 fps); requires external cooler and complex clock sequencing | Prefer when megapixel resolution dominates over sub-electron noise floor and integrated thermal management. |
Compared with KAI-2020M and ICX694AQ, the TC285SPD-B0 uniquely integrates charge multiplication, on-package Peltier cooling, and 30 fps frame-transfer operation-making it the only solution capable of single-electron detection in a self-contained, non-vacuum package for portable or embedded low-light systems.
Availability
TC285SPD-B0 is available at Aetrix Electronics and suitable for fluorescence microscopy, astronomical observation, biomedical endoscopy, and industrial machine vision inspection requiring stable component supply, long-lifecycle support, and traceable sourcing for legacy-sensitive optical systems.
Supply support for TC285SPD-B0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company specializing in analog, embedded processing, and high-performance imaging technologies with over 50 years of leadership in precision analog design.
The TC285SPD-B0 belongs to TI's IMPACTRON™ family of ultra-low-noise CCD sensors, engineered specifically for scientific, medical, and defense applications demanding photon-starved performance, solid-state reliability, and integrated thermal management.
FAQ
What is the required external load for the TC285SPD-B0 VOUT pin?
The TC285SPD-B0 includes an on-package bipolar output transistor that requires a 2.2 kΩ resistor connected externally between the VOUT pin (18) and the SUB terminal to establish proper bias and drive capability. Omitting this load will result in invalid output signal levels and potential amplifier saturation. This value is specified in TI's SOCS093 datasheet Figure 4 and confirmed in the "Detailed description" section on page 7.
Does the TC285SPD-B0 support true global shutter operation?
Yes, the TC285SPD-B0 implements a true global electronic shutter via its frame-transfer architecture: all 1004 × 1002 pixels integrate charge simultaneously, then transfer in parallel to the shielded storage area within ~300 µs. This eliminates rolling-shutter distortion and enables precise synchronization with pulsed light sources-critical for high-speed motion capture and time-resolved fluorescence imaging.
What is the minimum operating temperature for the TC285SPD-B0 Peltier cooler?
The TC285SPD-B0 Peltier cooler must not operate below –20°C, as specified in the Absolute Maximum Ratings (page 8) and Cooling Characteristic plots (Figures 12–13). Cooling below this threshold risks condensation inside the hermetically sealed package, which may cause electrical leakage or permanent damage. The internal dew point must remain below –20°C at all times.
How does charge multiplication gain vary with temperature on the TC285SPD-B0?
Charge multiplication gain on the TC285SPD-B0 increases as temperature decreases: at 25°C, typical gain is ~200× for 19.5 V CMG; at –25°C, the same voltage yields ~1600× (per Figure 10). This inverse thermal dependence allows fine-grained gain tuning via both CMG voltage and cooler current-enabling optimized SNR across varying integration times and illumination levels.
Why are the first two lines of each frame invalid in TC285SPD-B0 output?
The TC285SPD-B0's serial register is double-length to accommodate 400 charge multiplication stages; the first 2 lines (labeled "line#-1" and "line#0" in Figure 16) contain only dummy or transitional charge and lack valid image data. These lines must be discarded in firmware or FPGA logic-TI explicitly states this in the "Serial register and charge multiplier" section (page 7) and timing diagrams (Figure 16).
TC285SPD-B0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-CSDIP (0.79", 20.07mm Width) Window
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Type:
- CCD
- Pixel Size:
- 8µm x 8µm
- Active Pixel Array:
- 1004H x 1002V
- Frames per Second:
- 30.0
- Voltage - Supply:
- 14V
- Supplier Device Package:
- 28-CDIP, Window
- Operating Temperature:
- -10°C ~ 45°C
- Grade:
- -
- Qualification:
- -
TC285SPD-B0 FAQ
1.How can I place an order for TC285SPD-B0 through Aetrix?
Please submit a Request for Quotation (RFQ) for TC285SPD-B0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC285SPD-B0 reliable?
The price and inventory of TC285SPD-B0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC285SPD-B0 is usually 5 days.
3.What payment methods are accepted for TC285SPD-B0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC285SPD-B0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC285SPD-B0?
TC285SPD-B0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC285SPD-B0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC285SPD-B0?
For technical support, including TC285SPD-B0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC285SPD-B0 requirements.
6.How does Aetrix verify that TC285SPD-B0 is sourced from the original manufacturer or authorized distributors?
All TC285SPD-B0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC285SPD-B0 meets industry standards.
7.What is the process for return or replacement of TC285SPD-B0?
All TC285SPD-B0 units undergo pre-shipment inspection (PSI). If there is an issue with TC285SPD-B0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC285SPD-B0 part is unused and in its original packaging.
Return procedure for TC285SPD-B0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC285SPD-B0 Tags
-
MT9M114EBLSTCZ-CR
onsemi
-
EPC611-CSP24-001
ESPROS Photonics AG
-
AR0147ATSC00XUEG5-DRBR
onsemi
-
AR0130CSSM00SPCA0-DRBR
onsemi
-
AR1335CSSC11SMKA0-CP
onsemi
-
AR0521SR2M09SURA0-DP
onsemi
-
AR0135CS2M25SUEA0-DPBR
onsemi
-
AR0522SRSC09SURA0-DP
onsemi
-
AR0134CSSC00SPCA0-DPBR
onsemi
-
AR0134CSSM00SUEA0-DPBR
onsemi
-
AR0521SR2C09SURA0-DP
onsemi
-
AR0135CS2M00SUEA0-DPBR
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
