Toshiba Semiconductor and Storage TC4538BP(N,F)
- Part No.:
- TC4538BP(N,F)
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Multivibrators
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
TC4538BP(N,F).pdf
- Description:
- IC MULTIVIBRATOR 100NS 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,407
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC4538BP(N,F) from Toshiba is a dual precision retriggerable/resettable monostable multivibrator in 16-pin DIP package, operating from 3 V to 18 V, with externally programmable pulse width via RX/CX (e.g., 10 ms ±5% at RX = 100 kΩ, CX = 0.1 μF), and edge-triggered inputs A/B enabling flexible timing control in digital logic systems.
For engineers reviewing the TC4538BP(N,F) datasheet, TC4538BP(N,F) pinout, TC4538BP(N,F) application, or TC4538BP(N,F) equivalent, key selection considerations include its dual independent monostable operation, retriggerability, reset capability, wide supply range, and compatibility with TTL/CMOS logic levels across industrial temperature range.
Technical Context
The TC4538BP(N,F) implements two identical CMOS monostable circuits, each with separate A/B trigger inputs (leading/trailing edge selectable), CD enable/disable control, and complementary Q/Q̅ outputs. Pulse width is fully determined by external RC network-no internal timing elements-enabling precise, user-defined delays from microseconds to seconds.
Each section supports independent retriggering during output pulse generation and asynchronous reset via CD low. Input thresholds scale with VDD (VIH ≈ 0.5×VDD, VIL ≈ 0.33×VDD), ensuring robust noise immunity and interoperability with mixed-voltage logic families.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3 V to 18 V - supports direct interface with 5 V, 10 V, and 15 V logic systems without level shifters |
| Output Pulse Width | Programmable via RX/CX; e.g., 10 ms ±5% at RX=100 kΩ, CX=0.1 μF - enables accurate one-shot timing for debouncing or delay generation |
| Propagation Delay | 100–760 ns (A/B→Q) - ensures predictable setup/hold timing in synchronous digital interfaces |
| Quiescent Current | 5–600 μA (VDD=5–15 V) - ultra-low static power ideal for battery-backed or energy-sensitive applications |
| Operating Temp | −40 °C to +85 °C - qualified for industrial-grade embedded timing functions |
| Input Capacitance | 7.5 pF - minimizes loading on driving gates and preserves signal integrity in high-speed logic chains |
Pinout & Package
TC4538BP(N,F) uses a 16-pin plastic DIP package (DIP16-P-300-2.54A), 300 mil width, 2.54 mm pitch, with standard through-hole mounting and 1.00 g typical weight.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A1) | Trigger input A of Channel 1 | Edge-sensitive input; rising or falling edge initiates monostable pulse depending on B1 state |
| 2 (B1) | Trigger input B of Channel 1 | Complementary edge-select input; together with A1 determines trigger edge polarity |
| 3 (CD1) | Channel 1 enable/disable control | Low disables output; tied to GND when using only one channel per datasheet note |
| 4 (Q1) | Inverted output of Channel 1 | Active-low monostable pulse; complements Q1 output timing |
| 5 (Q1) | Non-inverted output of Channel 1 | Active-high monostable pulse; duration set by RX1/CX1 |
| 6 (VSS) | Ground reference | Logic and power ground; must be connected to system 0 V reference |
| 7 (A2) | Trigger input A of Channel 2 | Independent trigger for second monostable circuit; no crosstalk with Channel 1 |
| 8 (B2) | Trigger input B of Channel 2 | Paired with A2 to configure edge sensitivity for Channel 2 |
| 9 (CD2) | Channel 2 enable/disable control | Asynchronous disable for Channel 2; allows dynamic channel gating |
| 10 (Q2) | Inverted output of Channel 2 | Complementary output synchronized to Q2 pulse width |
| 11 (Q2) | Non-inverted output of Channel 2 | Main timing output; independently programmable via RX2/CX2 |
| 12 (VDD) | Positive supply rail | Accepts 3–18 V DC; decoupling capacitor recommended near pin |
| 13–16 | No-connect / Reserved | Unused pins; left unconnected per Toshiba design guidance |
Key Features
| Feature | Design Value |
|---|---|
| Retriggerable operation | Allows new pulse initiation before prior output expires - essential for variable-interval event capture like encoder pulse stretching |
| Asynchronous reset via CD | Immediate termination of active output pulse on CD low - enables emergency timeout cancellation in safety-critical logic |
| Dual independent channels | Two fully isolated monostables in one package - reduces board space vs discrete solutions and eliminates inter-channel skew |
| VDD-scaled input thresholds | VIH/VIL track supply voltage - maintains noise margin across full 3–18 V range without external biasing |
| Low quiescent current | As low as 5 μA at 5 V - extends battery life in portable instrumentation and remote sensor nodes |
Applications
| Encoder Debouncing | Pulse Width Modulation Gate Control |
|---|---|
Use Scenario: Mechanical rotary encoder outputs generate contact bounce causing false counts in microcontroller quadrature decoding. IC Role / Device Role / Timing Role: TC4538BP(N,F) acts as dual-edge-triggered hardware debouncer, generating clean, fixed-duration pulses from noisy A/B phase signals. Use Value: Eliminates software debounce overhead and guarantees sub-microsecond response consistency across temperature and supply variations. | Use Scenario: Microcontroller GPIO drives MOSFET gate but requires precise minimum off-time to prevent shoot-through in half-bridge motor drivers. IC Role / Device Role / Timing Role: TC4538BP(N,F) provides guaranteed dead-time insertion between complementary PWM signals using retriggerable monostable delay. Use Value: Enforces 10 ms minimum off-time (programmable) independent of MCU clock jitter or interrupt latency - critical for power stage reliability. |
| Industrial Timer Sequencing | Legacy System Glitch Suppression |
Use Scenario: PLC I/O modules require timed activation of solenoid valves with adjustable dwell time and manual override reset. IC Role / Device Role / Timing Role: TC4538BP(N,F) serves as dual programmable one-shot timer - one channel for valve ON delay, second for OFF delay with CD-based abort. Use Value: Enables field-adjustable timing via potentiometer-controlled RX/CX without firmware update - simplifies maintenance in harsh environments. | Use Scenario: Aging industrial control panels suffer from metastability due to slow-rising reset lines feeding TTL logic. IC Role / Device Role / Timing Role: TC4538BP(N,F) converts slow, noisy reset edges into clean, fixed-width reset pulses for downstream digital ICs. Use Value: Guarantees 100 ns minimum pulse width (via RX/CX tuning) meeting minimum reset hold time specs of legacy 74-series devices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar monostable multivibrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD4098BE | Single monostable per package; non-retriggerable by default (requires external logic for retrigger); wider VDD range (3–18 V) but higher IDD (100 μA typ) | Lacks native dual-channel integration; requires two ICs for same functionality as TC4538BP(N,F) | Select when cost-per-function is prioritized over board area and retrigger simplicity |
| 74HC4538N | CMOS version with faster propagation (20 ns typ), but fixed internal timing (non-RC programmable); operates only up to 6 V | Not suitable for wide-VDD or long-pulse (>100 μs) applications; limited to low-voltage digital systems | Select only for high-speed, short-pulse (<1 μs), 5 V-only designs where external RC tuning is unnecessary |
Compared with CD4098BE and 74HC4538N, TC4538BP(N,F) uniquely combines dual retriggerable monostables, full 3–18 V operation, RC-programmable pulse widths from μs to seconds, and industrial temperature support - making it optimal for robust, field-configurable timing in mixed-voltage industrial controls.
Availability
TC4538BP(N,F) is available at Aetrix Electronics and suitable for industrial timer sequencing, encoder debouncing, pulse width modulation gate control, and legacy system glitch suppression requiring stable component supply and long-term lifecycle assurance.
Supply support for TC4538BP(N,F) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation is a Japanese semiconductor manufacturer specializing in power devices, logic ICs, and analog components for industrial, automotive, and consumer applications.
The TC4538BP(N,F) belongs to Toshiba's legacy CMOS logic family designed for reliable, low-power, programmable timing functions in industrial control, instrumentation, and legacy system upgrades.
FAQ
What is the maximum output pulse width achievable with TC4538BP(N,F)?
The TC4538BP(N,F) has no theoretical upper limit on output pulse width-it is fully determined by external RX and CX values. With RX = 1 MΩ and CX = 100 μF, TC4538BP(N,F) achieves ~100 s pulses. Practical limits arise from capacitor leakage, resistor tolerance, and temperature drift; for stable long-duration timing, use low-leakage film capacitors and metal-film resistors. The datasheet confirms operation with CX up to 10 μF and RX up to 1000 kΩ.
Can TC4538BP(N,F) operate reliably at 3.3 V supply?
Yes, TC4538BP(N,F) is fully specified down to 3 V VDD, including VIH/VIL thresholds, propagation delays, and output drive strength. At 3.3 V, VIH ≈ 1.65 V and VIL ≈ 1.1 V per scaling rules, ensuring compatibility with 3.3 V CMOS logic. Static current is ~5 μA, and tPLH/tPHL remain within 760 ns max-making TC4538BP(N,F) suitable for mixed-voltage systems interfacing with modern low-voltage MCUs.
How does the retrigger function work on TC4538BP(N,F) compared to standard monostables?
Unlike non-retriggerable monostables that ignore new triggers during output pulse generation, TC4538BP(N,F) restarts the timing cycle on each valid A/B edge while the output is active. This allows continuous pulse extension-e.g., in motion detection circuits where repeated sensor edges maintain an "active" output until motion ceases. The retrigger behavior is inherent to the internal architecture and requires no external components.
Is TC4538BP(N,F) pin-compatible with TC4538BF?
No-TC4538BP(N,F) uses a 16-pin DIP package (DIP16-P-300-2.54A), while TC4538BF uses SOP16 (SOP16-P-300-1.27A). Though electrically identical and sharing the same pin numbering and function mapping, the physical packages differ in pitch (2.54 mm vs 1.27 mm), body size, and mounting method. PCB layout must match the specific variant; TC4538BP(N,F) is not a drop-in replacement for TC4538BF without board redesign.
What is the pulse width matching specification between the two channels of TC4538BP(N,F)?
The TC4538BP(N,F) guarantees pulse width matching of ±1% between Channel 1 and Channel 2 under identical RX/CX conditions and temperature (Ta = 25°C). This tight matching-verified in the Dynamic Electrical Characteristics table as ΔtwOUT-is achieved via matched internal transistor geometries and shared process characteristics. It enables precise differential timing applications such as balanced dead-time generation or dual-channel synchronization without calibration.
TC4538BP(N,F) Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Logic Type:
- Monostable
- Independent Circuits:
- 2
- Schmitt Trigger Input:
- No
- Propagation Delay:
- 100 ns
- Current - Output High, Low:
- 9mA, 15mA
- Voltage - Supply:
- 3 V ~ 18 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-DIP
TC4538BP(N,F) FAQ
1.How can I place an order for TC4538BP(N,F) through Aetrix?
Please submit a Request for Quotation (RFQ) for TC4538BP(N,F) on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC4538BP(N,F) reliable?
The price and inventory of TC4538BP(N,F) are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC4538BP(N,F) is usually 5 days.
3.What payment methods are accepted for TC4538BP(N,F)?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC4538BP(N,F) transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC4538BP(N,F)?
TC4538BP(N,F) orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC4538BP(N,F) order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC4538BP(N,F)?
For technical support, including TC4538BP(N,F) datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC4538BP(N,F) requirements.
6.How does Aetrix verify that TC4538BP(N,F) is sourced from the original manufacturer or authorized distributors?
All TC4538BP(N,F) products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC4538BP(N,F) meets industry standards.
7.What is the process for return or replacement of TC4538BP(N,F)?
All TC4538BP(N,F) units undergo pre-shipment inspection (PSI). If there is an issue with TC4538BP(N,F), returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC4538BP(N,F) part is unused and in its original packaging.
Return procedure for TC4538BP(N,F):
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC4538BP(N,F) Tags

-
SN74LVC1G123DCUR
Texas Instruments
-
CD4047BM96
Texas Instruments

-
SN74LVC1G123DCTR
Texas Instruments
-
CD74HC221M96
Texas Instruments

-
CD14538BE
Texas Instruments

-
SN74LVC1G123YZPR
Texas Instruments

-
SN74LVC1G123DCUT
Texas Instruments
-
MC14538BDR2G
onsemi

-
74VHC123AMX
onsemi

-
LTC6993CS6-2#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-3#TRMPBF
Analog Devices Inc.

-
LTC6993CS6-1#TRMPBF
Analog Devices Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

