Microchip Technology TC7109CKW
- Part No.:
- TC7109CKW
- Manufacturer:
- Microchip Technology
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 44-QFP
- Datasheet:
-
TC7109CKW.pdf
- Description:
- IC ADC 12BIT DUAL SLOPE 44MQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,228
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC7109CKW from Microchip Technology is a 12-bit plus sign dual-slope integrating analog-to-digital converter (ADC) with true differential input and reference, auto-zero architecture, zero integrator cycle for overload recovery, and TTL-compatible tri-state parallel outputs. It operates from ±5V supplies, delivers 15µVP-P input noise, 1pA typical input bias current, and supports both Direct and UART Handshake digital interfaces. It is used in precision weigh scales, strain gauge readouts, and industrial bridge sensor systems.
For engineers reviewing the TC7109CKW datasheet, TC7109CKW pinout, TC7109CKW application, or TC7109CKW equivalent, key selection considerations include its 44-pin PQFP package, differential bridge measurement capability, ±4V full-scale integrator swing, 8192-clock-cycle conversion timing, and absence of zero adjustment requirements.
Technical Context
The TC7109CKW implements a four-phase dual-slope integration cycle: Auto-Zero (AZ), Signal Integrate (INT), Reference De-integrate (DE), and Zero Integrator (ZI). Its AZ phase compensates for offset voltage in the buffer amplifier, integrator, and comparator using CAZ, achieving <10µV input-referred offset.
The ZI phase activates only after over-range detection to eliminate residual integrator charge-preventing cross-talk in multiplexed systems and enabling reliable thermocouple open-circuit detection. Its differential input and reference paths support ratiometric measurements of load cells and strain gauges with CMRR >86dB and rollover error <0.5 count.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit plus sign (13-bit signed magnitude output) |
| Input Noise | 15 µVP-P typ. - enables sub-100µV signal resolution in low-drift systems |
| Input Bias Current | 1 pA typ. - preserves accuracy with high-impedance transducer sources |
| Common Mode Range | V− +1.5 V to V+ −1.5 V - supports bridge sensors referenced near analog common |
| Conversion Cycle | 8192 clock periods - fixed timing enables precise integration control |
| Supply Voltage | V+ = +5 V, V− = −5 V - dual-rail operation required for ±4 V integrator swing |
| Overload Recovery | Zero Integrator (ZI) phase - eliminates hysteresis between successive channels in multiplexed acquisition |
Pinout & Package
TC7109CKW is housed in a 44-pin Plastic Quad Flat Pack (PQFP) with 0.8 mm lead pitch and exposed thermal pad. Pin numbering follows standard PQFP convention, matching the 40-pin PDIP functional layout with additional NC pins for package adaptation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Digital ground reference | Return path for all digital logic; must be isolated from analog common to avoid noise coupling |
| STATUS (Pin 2) | Conversion status flag | High during INT/DE phases; goes low when latched data is stable - used as "data valid" interrupt source |
| POL (Pin 3) | Polarity indicator | High = positive input voltage relative to COMMON - enables signed result interpretation without software sign extension |
| OR (Pin 4) | Over-range flag | Three-state output asserted high when input exceeds ±FSR - triggers system fault handling before ZI phase completes |
| B1–B12 (Pins 5–16) | Data outputs | TTL-compatible tri-state bits; B1–B8 = LSB byte, B9–B12 + POL + OR = MSB byte - supports byte-organized parallel bus interfacing |
| LBEN/HBEN/CE/LOAD (Pins 18–20) | Output enable controls | Active-low enables for low/high byte and master latch - allow selective data capture without full bus contention |
| MODE (Pin 21) | Interface mode selector | LOW = Direct parallel mode; HIGH = UART Handshake mode - configures CE/LOAD, HBEN, LBEN as outputs for serial interface coordination |
| RUN/HOLD (Pin 26) | Conversion timing control | High = continuous conversion; Low = pause after DE zero-crossing - enables synchronized sampling and minimized conversion time |
| IN HI / IN LO (Pins 35–34) | Differential analog inputs | Accept true differential signals referenced to COMMON - reject common-mode noise in noisy industrial environments |
| REF IN+/REF IN− (Pins 36/39) | Differential reference inputs | Enable ratiometric measurement by tying REF IN+ to bridge excitation and REF IN− to bridge mid-point - cancels supply drift |
| V+/V− (Pins 40/28) | Analog power rails | +5 V and −5 V supplies establish ±4 V integrator swing - critical for linearity and noise performance |
Key Features
| Feature | Design Value |
|---|---|
| Zero Integrator (ZI) phase | Eliminates residual integrator charge after over-range events - prevents measurement hysteresis in multiplexed channel systems |
| True differential input & reference | Enables direct connection to Wheatstone bridges without external instrumentation amplifiers - reduces component count and board space |
| No zero adjustment required | Auto-zero architecture with CAZ compensation achieves <10 µV input offset - removes calibration step in production test |
| UART Handshake mode | Generates CE/LOAD, HBEN, LBEN as synchronized flag outputs - allows direct connection to HD6403/CDP1854 UARTs without glue logic |
| 12-bit plus sign output format | Sign-magnitude coding simplifies firmware interpretation - avoids two's complement conversion in microcontroller firmware |
Applications
| Industrial Weigh Scales | Strain Gauge Readouts |
|---|---|
Use Scenario: High-accuracy weight measurement in platform scales and hopper load cells using full-bridge configurations. IC Role / Device Role / Timing Role: Dual-slope ADC performing ratiometric conversion of mV-level bridge output against internal reference; integrates for 2048 clocks per phase. Use Value: 12-bit resolution with <10 µV offset drift ensures repeatability within ±0.01% FS across temperature - meets OIML Class III metrology requirements. | Use Scenario: Static and dynamic strain monitoring in structural health applications with quarter- or half-bridge sensors. IC Role / Device Role / Timing Role: Precision ADC digitizing differential strain voltage while rejecting common-mode noise from motor drives and RF interference. Use Value: 86 dB CMRR and 1 pA input bias current preserve signal integrity from high-impedance foil gauges - eliminates need for external guard traces or active buffering. |
| Temperature Transducer Interfaces | Remote Data Loggers |
Use Scenario: Cold-junction compensation and linearized thermocouple voltage digitization in HVAC and process control panels. IC Role / Device Role / Timing Role: ADC measuring thermocouple EMF referenced to on-board RTD; uses ZI phase to handle open thermocouple faults. Use Value: Over-range recovery via ZI phase detects broken thermocouples without corrupting adjacent channel readings - improves system reliability in multi-sensor nodes. | Use Scenario: Battery-powered environmental monitors transmitting sensor data via RS-232/RS-485 to central SCADA systems. IC Role / Device Role / Timing Role: ADC operating in UART Handshake mode, directly driving CDP1854 UART with CE/LOAD and byte flags. Use Value: Eliminates microcontroller intervention during data transfer - reduces firmware complexity and extends battery life by minimizing active CPU time. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrating ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC7107CPL | 12-bit, 40-pin PDIP, no UART handshake mode, lower IOUT drive (100 µA vs. 700 µA), no ZI phase | Lacks overload recovery and serial interface - suitable only for non-multiplexed, low-noise benchtop instruments | Select TC7107CPL only if board space permits DIP and system does not require cross-talk immunity or remote telemetry |
| MAX134ACPP | 18-bit, 28-pin PDIP, sigma-delta architecture, 5 V single supply, integrated reference, no differential reference inputs | Higher resolution but lacks true differential reference - requires external op-amps for bridge ratiometry | Choose MAX134ACPP when absolute accuracy >16-bit is mandatory and supply constraints preclude dual-rail operation |
Compared with TC7107CPL, TC7109CKW adds zero integrator recovery and UART handshake at the cost of higher pin count and dual-supply requirement; compared with MAX134ACPP, it trades resolution for inherent ratiometric bridge support and deterministic dual-slope timing.
Availability
TC7109CKW is available at Aetrix Electronics and suitable for industrial weigh scales, strain gauge readouts, temperature transducer interfaces, and remote data loggers requiring stable component supply across extended production lifecycles.
Supply support for TC7109CKW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and interface ICs for industrial, automotive, and consumer applications.
The TC7109 family was designed specifically for high-accuracy, low-drift, dual-slope ADC applications in bridge-based sensor systems - emphasizing ratiometric measurement integrity, overload resilience, and minimal external component count.
FAQ
What is the function of the ZI (Zero Integrator) phase in the TC7109CKW?
The ZI phase in the TC7109CKW activates only after an over-range condition to discharge residual integrator capacitor charge. This prevents hysteresis and cross-talk in multiplexed systems - for example, ensuring a broken thermocouple on one channel does not corrupt the next channel's reading. The ZI phase lasts up to 1024 clock periods and is a defining feature distinguishing TC7109CKW from earlier TC7107 variants.
Does the TC7109CKW require external zero calibration components?
No, the TC7109CKW does not require external zero calibration components. Its auto-zero architecture uses internal CAZ capacitor and feedback loop to compensate for offset voltage in the buffer amplifier, integrator, and comparator - achieving <10 µV input-referred offset without manual trim. This eliminates potentiometers or DAC-based calibration circuits in production designs.
How does the TC7109CKW support differential bridge measurements?
The TC7109CKW supports differential bridge measurements via dedicated IN HI/IN LO and REF IN+/REF IN− pins. When REF IN+ is tied to bridge excitation and REF IN− to bridge mid-point, the ADC performs ratiometric conversion - canceling supply voltage drift. Its true differential topology and 86 dB CMRR reject noise while maintaining linearity across the full ±4 V integrator swing.
What are the supply voltage requirements for proper operation of the TC7109CKW?
The TC7109CKW requires dual analog supplies: V+ = +5 V and V− = −5 V, referenced to GND (Pin 1). These rails establish the ±4 V full-scale integrator swing essential for specified linearity and noise performance. Operating outside this range - e.g., with single +5 V - will cause integrator saturation and invalid conversions. The REF OUT pin provides −2.8 V (relative to V+) for external reference use.
Can the TC7109CKW interface directly with a UART without a microcontroller?
Yes, the TC7109CKW can interface directly with industry-standard UARTs like the HD6403 or CDP1854 using its UART Handshake mode. When MODE is held HIGH, CE/LOAD, HBEN, and LBEN become synchronized flag outputs that control UART data loading - eliminating the need for a microcontroller or FPGA in simple remote data loggers.
TC7109CKW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 44-QFP
- Packaging:
- Tray
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 30
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- Parallel
- Configuration:
- ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- Dual Slope
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 44-MQFP (10x10)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
TC7109CKW FAQ
1.How can I place an order for TC7109CKW through Aetrix?
Please submit a Request for Quotation (RFQ) for TC7109CKW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC7109CKW reliable?
The price and inventory of TC7109CKW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC7109CKW is usually 5 days.
3.What payment methods are accepted for TC7109CKW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC7109CKW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC7109CKW?
TC7109CKW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC7109CKW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC7109CKW?
For technical support, including TC7109CKW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC7109CKW requirements.
6.How does Aetrix verify that TC7109CKW is sourced from the original manufacturer or authorized distributors?
All TC7109CKW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC7109CKW meets industry standards.
7.What is the process for return or replacement of TC7109CKW?
All TC7109CKW units undergo pre-shipment inspection (PSI). If there is an issue with TC7109CKW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC7109CKW part is unused and in its original packaging.
Return procedure for TC7109CKW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC7109CKW Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

