Microchip Technology TC7109IJL
- Part No.:
- TC7109IJL
- Manufacturer:
- Microchip Technology
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 40-CDIP (0.600", 15.24mm)
- Datasheet:
-
TC7109IJL.pdf
- Description:
- IC ADC 12BIT DUAL SLOPE 40CERDIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,960
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC7109IJL from Microchip Technology is a 12-bit plus sign dual-slope integrating analog-to-digital converter (ADC) with true differential input and reference, auto-zero architecture, zero integrator cycle for overload recovery, and UART handshake mode. It delivers ±0.2 count non-linearity, 15 µVP-P input noise, 1 pA typical input bias current, and operates across –25°C to +85°C in a 40-pin CERDIP package - used in precision bridge-based transducer measurement systems including load cells and strain gauges.
For engineers reviewing the TC7109IJL datasheet, TC7109IJL pinout, TC7109IJL application, or TC7109IJL equivalent, key selection considerations include its differential input common-mode range (V– +1.5 V to V+ –1.5 V), 8192-clock-cycle conversion timing, buffered oscillator output capability, and dual-mode digital interface (Direct parallel or UART Handshake) - all critical for industrial data acquisition and remote sensor logging designs.
Technical Context
The TC7109IJL implements a four-phase dual-slope integration cycle: Auto-Zero (AZ), Signal Integrate (INT), Reference De-integrate (DE), and Zero Integrator (ZI). Its AZ phase achieves <10 µV input-referred offset via closed-loop compensation of buffer, integrator, and comparator offsets using CAZ.
ZI phase activation eliminates residual integrator charge after over-range inputs, preventing cross-talk in multiplexed systems. The device supports both crystal (OSC IN/OUT) and RC (BUFF OSC OUT + OSC SEL) clock configurations, with internal 12-bit binary counter, output latches, and TTL-compatible three-state drivers for B1–B12, POL, and OR signals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit plus sign (13-bit magnitude + polarity), output as sign-magnitude octal code |
| Input Noise | 15 µVP-P typical - enables sub-100 µV signal resolution in low-drift transducer interfaces |
| Input Bias Current | 1 pA typical - preserves accuracy with high-impedance sources like thermocouples or piezoresistive sensors |
| Non-Linearity | ±0.2 count max - ensures monotonicity and <0.005% FS error over full temperature range |
| Common-Mode Rejection | 50 µV/V - supports accurate differential measurements despite common-mode shifts up to ±1 V |
| Supply Current | 700–1500 µA - enables low-power operation with crystal oscillator at 3.58 MHz |
| Reference Output | –2.8 V nominal (vs. V+) - provides stable, buffered reference for external scaling or calibration |
Pinout & Package
TC7109IJL is housed in a hermetically sealed 40-pin CERDIP (Ceramic Dual In-line Package) with 0.6-inch body width and 0.1-inch lead pitch, rated for –25°C to +85°C operation and suitable for high-reliability industrial and aerospace environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Digital ground reference | 0 V return for all logic; must be isolated from analog ground to prevent digital noise coupling |
| STATUS (Pin 2) | Conversion status flag | High during INT/DE phases; goes low when latched data is stable - used as "data valid" interrupt source |
| POL (Pin 3) | Polarity indicator | High = positive input voltage relative to COMMON; drives system sign-handling logic |
| OR (Pin 4) | Over-range detection | Three-state output asserted high when input exceeds full-scale range - triggers fault handling or channel blanking |
| B1–B12 (Pins 5–16) | Data outputs | TTL-compatible three-state bits; B1–B8 = low byte, B9–B12 + POL + OR = high byte in Direct mode |
| RUN/HOLD (Pin 26) | Conversion control | High = continuous conversion; low = halts DE phase early and enters AZ hold - enables precise timing synchronization |
| REF IN+/REF IN– (Pins 36/39) | Differential reference inputs | Accept external reference; enable ratiometric measurements with bridge transducers independent of supply variation |
| IN HI/IN LO (Pins 35/34) | Differential analog inputs | True differential front-end referenced to COMMON (Pin 33); reject common-mode noise in noisy industrial settings |
| V+/V– (Pins 40/28) | Analog supplies | +5 V / –5 V nominal; support ±4 V integrator swing - maximizes dynamic range and SNR |
Key Features
| Feature | Design Value |
|---|---|
| Zero Integrator (ZI) cycle | Eliminates residual integrator charge after over-range events - prevents hysteresis and cross-talk in multiplexed thermocouple or load-cell arrays |
| Auto-zero architecture | Compensates buffer, integrator, and comparator offsets in real time - achieves <10 µV input-referred offset without manual trimming |
| UART Handshake mode | Generates CE/LOAD, HBEN, LBEN as outputs synchronized to SEND input - enables direct connection to HD6403/CDP1854 UARTs without glue logic |
| True differential input & reference | Supports ratiometric bridge measurements (e.g., load cells) with rejection of supply and common-mode drift - essential for metrology-grade accuracy |
| Buffered oscillator output (BUFF OSC OUT) | Provides clean, drive-capable clock signal (Pin 25) - usable for RUN/HOLD synchronization or external timing distribution |
Applications
| Load Cell Instrumentation | Strain Gauge Data Acquisition |
|---|---|
Use Scenario: High-precision weighing system measuring mechanical deformation in structural monitoring or industrial scales. IC Role / Device Role / Timing Role: Primary ADC converting mV-level differential output from Wheatstone bridge into 13-bit sign-magnitude digital word with auto-zero stability. Use Value: 1 pA input bias and 15 µVP-P noise preserve microvolt-level resolution; ZI phase prevents overload-induced errors during shock loading. | Use Scenario: Static and dynamic strain measurement on aircraft wings or civil infrastructure under thermal cycling. IC Role / Device Role / Timing Role: Ratiometric ADC referenced to bridge excitation - rejects supply drift while maintaining 0.005% linearity over –25°C to +85°C. Use Value: True differential REF IN+/REF IN– and IN HI/IN LO inputs reject common-mode interference from EMI-rich environments. |
| Remote Thermocouple Logger | Industrial Process Controller Input Module |
Use Scenario: Distributed temperature sensing node transmitting data over RS-232/RS-485 using minimal external components. IC Role / Device Role / Timing Role: ADC with integrated UART handshake logic driving HD6403 UART directly - no microcontroller or FIFO required. Use Value: SEND-controlled handshake sequence ensures reliable serial transfer even with variable UART response latency. | Use Scenario: Modular I/O card acquiring analog sensor data in PLC backplane with strict EMC and long-term calibration stability requirements. IC Role / Device Role / Timing Role: Precision ADC with CERDIP packaging and –25°C to +85°C rating - meets industrial temperature and reliability standards. Use Value: Hermetic ceramic package prevents moisture-induced parameter shift; 0.2 µV/°C zero drift maintains calibration over thermal cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar integrating ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC7107CPL | 12-bit, no UART handshake, no ZI phase, PDIP only, 0°C to +70°C rating | Lacks overload recovery and serial interface - limited to simple single-channel benchtop meters | Select only if cost sensitivity outweighs need for multiplexed reliability and remote communication |
| MAX133ACPI+ | 18-bit, sigma-delta architecture, SPI interface, 0°C to +70°C, requires external reference | Higher resolution but slower conversion; no built-in auto-zero or ZI - demands careful layout for noise immunity | Prefer for ultra-high-resolution DC measurements where speed is secondary and external reference control is acceptable |
Compared with TC7107CPL, TC7109IJL adds zero integrator recovery and UART handshake for robust multiplexed systems; compared with MAX133ACPI+, it trades resolution for inherent drift cancellation, integrated reference, and deterministic dual-slope timing - making it superior for industrial bridge sensor interfacing where long-term stability matters more than bit count.
Availability
TC7109IJL is available at Aetrix Electronics and suitable for industrial instrumentation, precision transducer interfaces, and remote data loggers requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for TC7109IJL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and interface ICs, with emphasis on reliability, longevity, and industrial-grade qualification.
The TC7109IJL belongs to Microchip's legacy precision analog converter family designed specifically for high-stability, low-drift, dual-slope ADC applications in test equipment, weigh scales, and sensor signal conditioning - prioritizing accuracy retention over speed or integration density.
FAQ
What is the operating temperature range of the TC7109IJL?
The TC7109IJL is specified for operation from –25°C to +85°C. This extended industrial temperature range is enabled by its 40-pin CERDIP package, which provides hermetic sealing and superior thermal stability versus plastic DIP variants. The TC7109IJL maintains ±0.2 count non-linearity and <1 µV/°C zero drift across this full range - critical for outdoor or factory-floor deployments where ambient temperature fluctuates widely. All electrical specifications in the DS21456D datasheet apply within this interval.
Does the TC7109IJL require external zero adjustment?
No, the TC7109IJL does not require external zero adjustment. Its auto-zero architecture continuously compensates for offset voltages in the buffer amplifier, integrator, and comparator using an internal CAZ capacitor. This results in <10 µV input-referred offset and zero drift of only 0.2 µV/°C - eliminating manual trim pots and improving long-term calibration stability. The TC7109IJL achieves this with no user intervention, unlike earlier generations such as the TC7107.
How does the Zero Integrator (ZI) phase improve performance in multiplexed systems?
When an over-range condition occurs, the TC7109IJL activates its Zero Integrator (ZI) phase to discharge residual charge on the integrator capacitor before entering the next auto-zero cycle. This prevents charge carryover that would otherwise corrupt the next conversion - a phenomenon known as "cross-talk." In multiplexed thermocouple or load-cell arrays, ZI ensures that an overdriven channel does not induce errors in subsequent channels, enabling reliable unattended operation in automated test systems.
Can the TC7109IJL interface directly with a UART without a microcontroller?
Yes, the TC7109IJL supports UART Handshake mode where MODE (Pin 21) is held HIGH. In this mode, CE/LOAD, HBEN, and LBEN become active outputs synchronized to the SEND input - allowing direct connection to industry-standard UARTs like the HD6403 or CDP1854. The TC7109IJL handles byte sequencing, timing, and handshaking autonomously; no firmware or external logic is needed. This reduces BOM count and improves reliability in remote sensor nodes.
What are the power supply requirements for the TC7109IJL?
The TC7109IJL requires dual analog supplies: V+ = +5 V and V– = –5 V, with GND (Pin 1) as the 0 V reference. These rails support a ±4 V integrator swing, maximizing dynamic range and SNR. Supply current is 700–1500 µA depending on oscillator configuration and load. Digital outputs are TTL-compatible and referenced to GND. Input voltages may exceed supply rails only if current is limited to ±100 µA - exceeding this risks latch-up.
TC7109IJL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 40-CDIP (0.600", 15.24mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 30
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- Parallel
- Configuration:
- ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- Dual Slope
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -25°C ~ 85°C
- Supplier Device Package:
- 40-CERDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
TC7109IJL FAQ
1.How can I place an order for TC7109IJL through Aetrix?
Please submit a Request for Quotation (RFQ) for TC7109IJL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC7109IJL reliable?
The price and inventory of TC7109IJL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC7109IJL is usually 5 days.
3.What payment methods are accepted for TC7109IJL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC7109IJL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC7109IJL?
TC7109IJL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC7109IJL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC7109IJL?
For technical support, including TC7109IJL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC7109IJL requirements.
6.How does Aetrix verify that TC7109IJL is sourced from the original manufacturer or authorized distributors?
All TC7109IJL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC7109IJL meets industry standards.
7.What is the process for return or replacement of TC7109IJL?
All TC7109IJL units undergo pre-shipment inspection (PSI). If there is an issue with TC7109IJL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC7109IJL part is unused and in its original packaging.
Return procedure for TC7109IJL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC7109IJL Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

