Toshiba Semiconductor and Storage TC7MPB9307FT(EL)
- Part No.:
- TC7MPB9307FT(EL)
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TC7MPB9307FT(EL).pdf
- Description:
- IC BUS SWITCH 8 X 1:1 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:632
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC7MPB9307FT(EL) from Toshiba Electronic Devices & Storage Corporation is an 8-bit dual-supply bus switch IC enabling bidirectional level translation between VCCA (1.65–5.0 V) and VCCB (2.3–5.5 V), with typical ON-resistance of 5.0 Ω at 3.0 V/4.5 V, 5.5 V-tolerant OE input, and AEC-Q100 Grade 1 qualification for automotive applications.
For engineers reviewing the TC7MPB9307FT(EL) datasheet, TC7MPB9307FT(EL) pinout, TC7MPB9307FT(EL) application, or TC7MPB9307FT(EL) equivalent, key selection considerations include dual-rail voltage compatibility, -40 to 125 °C operation (post-April 2020 lots), TSSOP20B package, low ON-resistance, and OE-controlled isolation timing.
Technical Context
The TC7MPB9307FT(EL) implements eight independent n-channel MOSFET switches, each controlled by a common Output Enable (OE) signal. When OE is low, An and Bn terminals are conductively connected; when OE is high, they are isolated. The device supports no-restriction voltage sequencing between VCCA and VCCB rails.
Level shifting is achieved externally via pull-up resistors on An and Bn lines-translating up (e.g., 1.8 V → 3.3 V) requires pull-ups to VCCB, while translating down (e.g., 3.3 V → 1.8 V) uses pull-ups to VCCA. Input leakage remains ≤±1.0 µA over -40 to 85 °C, and OE exhibits 5.5 V tolerance with power-down protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCCA Range | 1.65 to 5.0 V - supports 1.8 V, 2.5 V, and 3.3 V logic domains on A-side |
| VCCB Range | 2.3 to 5.5 V - interfaces with 2.5 V, 3.3 V, or 5.0 V B-side buses |
| RON (typ.) | 5.0 Ω @ VIS = 0 V, IIS = 30 mA, VCCA = 3.0 V, VCCB = 4.5 V - enables low-loss signal pass-through |
| OE Voltage Tolerance | 5.5 V - allows direct connection to 5 V control logic without level-shifting |
| Operating Temp | -40 to 125 °C - qualified per AEC-Q100 Grade 1 for under-hood automotive use (April 2020+ lots) |
| tPLZ / tPZL (max) | 23.0 ns @ VCCA = 2.5 V, VCCB = 3.3 V, Ta = -40 to 125 °C - defines worst-case enable/disable latency |
| CI/O (ON) | 14 pF - limits capacitive loading on switched data lines, preserving signal integrity |
Pinout & Package
TC7MPB9307FT(EL) is packaged in a 20-pin TSSOP20B (0.65 mm pitch, 6.5 × 4.4 mm body), with exposed pad not electrically connected. Pin numbering follows standard JEDEC TSSOP convention, starting at top-left corner (pin 1) and proceeding counterclockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable input | Active-low global control; 5.5 V tolerant, powers down internal circuitry when high |
| 2–9 (A1–A8) | A-side data inputs/outputs | Bidirectional I/O pins tied to VCCA domain; require external pull-up for level shift up |
| 10 (GND) | Ground reference | Common return for both VCCA and VCCB supplies; must be low-impedance |
| 11–18 (B1–B8) | B-side data inputs/outputs | Bidirectional I/O pins tied to VCCB domain; require external pull-up for level shift down |
| 19 (VCCA) | A-side supply | Power rail for A-side logic and switch channel bias; range 1.65–5.0 V |
| 20 (VCCB) | B-side supply | Power rail for B-side logic and switch channel bias; range 2.3–5.5 V |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for automotive applications requiring -40 to 125 °C operation and robust reliability |
| Dual-supply level translation | Supports 1.65–5.0 V ↔ 2.3–5.5 V bidirectional interface without direction control pins |
| 5.5 V-tolerant OE input | Eliminates need for external level shifter when driven by 5 V microcontrollers or FPGAs |
| Low ON-resistance (5.0 Ω typ.) | Minimizes voltage drop and signal distortion across switched data paths at 30 mA load |
| ESD protection on all inputs | Withstands ±2 kV HBM per JESD22-A114, reducing system-level ESD design overhead |
Applications
| Automotive Infotainment Interface | Industrial PLC I/O Module |
|---|---|
|
Use Scenario: Connecting a 1.8 V FPGA-based display controller to a 3.3 V CAN transceiver interface board in a vehicle head unit. IC Role / Device Role / Timing Role: Bidirectional level translator and bus isolator, enabling safe communication between mismatched voltage domains during hot-plug events. Use Value: Eliminates discrete level-shifter ICs and reduces BOM count while maintaining AEC-Q100 compliance for automotive deployment. |
Use Scenario: Isolating legacy 5 V RS-485 transceivers from a modern 2.5 V ARM Cortex-M7-based PLC mainboard. IC Role / Device Role / Timing Role: Voltage-domain bridge and fault-containment switch, activated only during active data transfer to prevent backfeed. Use Value: Enables mixed-voltage system upgrades without redesigning PCB layout or adding optocouplers. |
| Medical Diagnostic Data Acquisition | Test & Measurement Equipment |
|
Use Scenario: Interfacing a low-power 1.8 V ADC front-end to a 3.3 V FPGA signal processor in portable ultrasound equipment. IC Role / Device Role / Timing Role: Low-noise, low-leakage analog-data path switch that preserves signal fidelity during acquisition windows. Use Value: Delivers <±1.0 µA leakage and 14 pF ON-capacitance, minimizing measurement error and settling time impact. |
Use Scenario: Routing signals between multiple 5 V DUTs and a 2.5 V test controller in automated bench instrumentation. IC Role / Device Role / Timing Role: Reconfigurable bus switch enabling dynamic signal path selection with sub-25 ns enable/disable timing. Use Value: Supports fast test sequencing with guaranteed tPZL ≤ 23.0 ns, improving throughput in high-volume production testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AVC8T245RHLR | 8-bit dual-supply translator with auto-direction sensing; no OE pin; higher ICC (20 µA vs. 10 µA quiescent) | Requires no external OE control but lacks explicit isolation state; unsuitable where deterministic bus disconnection is required | Choose SN74AVC8T245RHLR for direction-agnostic I²C/SPI links; choose TC7MPB9307FT(EL) when precise OE-gated isolation is mandatory |
| 74LVC8T245PWJ | Fixed 1.65–3.6 V VCC range; no VCCB rail; 5 V-tolerant I/O only on B-side; RON ≈ 8 Ω (higher than TC7MPB9307FT(EL)) | Limited to single-supply translation; cannot support asymmetric 1.8 V ↔ 5.0 V configurations | Choose 74LVC8T245PWJ for cost-sensitive industrial boards with matched 3.3 V domains; TC7MPB9307FT(EL) is required for true dual-rail flexibility |
Compared with SN74AVC8T245RHLR and 74LVC8T245PWJ, the TC7MPB9307FT(EL) uniquely provides explicit OE-controlled isolation, wider dual-supply ranges (1.65–5.0 V / 2.3–5.5 V), lower ON-resistance, and AEC-Q100 qualification-making it the sole option for automotive-grade, deterministic bus switching.
Availability
TC7MPB9307FT(EL) is available at Aetrix Electronics and suitable for automotive infotainment systems, industrial PLC I/O modules, and medical diagnostic data acquisition requiring stable component supply, long-term lifecycle assurance, and AEC-Q100-compliant sourcing.
Supply support for TC7MPB9307FT(EL) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs high-reliability semiconductor solutions for automotive, industrial, and consumer applications, with emphasis on power efficiency, functional safety, and long-lifecycle support.
The TC7MPB9307FT(EL) belongs to Toshiba's TC7MPB series of dual-supply bus switches, engineered specifically for voltage-domain bridging in harsh-environment electronics where deterministic isolation and AEC-Q100 compliance are critical.
FAQ
What is the maximum allowable voltage difference between VCCA and VCCB for TC7MPB9307FT(EL)?
The TC7MPB9307FT(EL) does not impose a fixed maximum voltage difference between VCCA and VCCB. Its absolute maximum ratings allow VCCA and VCCB to operate independently within -0.5 to 7.0 V, provided VCCA ≤ VCCB per operating range specification. For reliable level-shifting operation, VCCA must be lower than VCCB - e.g., 1.8 V on VCCA and 5.0 V on VCCB is valid, but 5.0 V on VCCA and 1.8 V on VCCB violates the datasheet requirement and may cause malfunction. Always observe the VCCA < VCCB constraint defined in Section 10.
Does TC7MPB9307FT(EL) support hot-swap or live-insertion between powered domains?
Yes, TC7MPB9307FT(EL) supports hot-swap operation due to its power-down protection on the OE input and ESD-hardened I/O structure. When OE is held high (disabled), the internal n-MOSFET channels are fully off, preventing current flow between VCCA and VCCB domains even if one supply is powered and the other is not. This isolation prevents backfeeding and latch-up during live insertion, making TC7MPB9307FT(EL) suitable for modular automotive and industrial backplane designs.
Can TC7MPB9307FT(EL) translate signals from 5.0 V down to 1.8 V bidirectionally?
Yes, TC7MPB9307FT(EL) supports bidirectional level translation from 5.0 V down to 1.8 V, but only when configured with external pull-up resistors on the A-side (An pins) tied to VCCA = 1.8 V. In this "translate down" mode, a 5.0 V signal applied to Bn pulls the An node to ~2.6 V (per VOHD spec at VCCA = 1.8 V), which exceeds the VIH threshold of downstream 1.8 V logic. The TC7MPB9307FT(EL) itself does not regulate voltage - translation relies on proper external resistor sizing and load conditions as described in Figures 15.1 and 16.1.
Is TC7MPB9307FT(EL) pin-compatible with earlier Toshiba bus switches like TC7WBP08?
No, TC7MPB9307FT(EL) is not pin-compatible with TC7WBP08. TC7WBP08 is a 2-channel, 5-pin SC-88 device, whereas TC7MPB9307FT(EL) is an 8-channel, 20-pin TSSOP20B package with distinct pin assignment (e.g., dedicated VCCA/VCCB supplies and shared OE). No Toshiba datasheet states pin compatibility between these families. Migration requires PCB layout revision and signal routing updates to accommodate the larger footprint and dual-supply architecture of TC7MPB9307FT(EL).
What is the thermal derating behavior of TC7MPB9307FT(EL) above 85 °C ambient?
TC7MPB9307FT(EL) has a power dissipation rating of 180 mW at Ta = -40 to 85 °C, with a linear derating factor of -3.25 mW/°C from 85 to 125 °C - resulting in a minimum rated PD of 50 mW at 125 °C. This derating applies to total package power, including conduction loss (I²×RON) and quiescent supply current. Designers must calculate worst-case power under full 30 mA per channel load and verify junction temperature remains below 150 °C using the device's θJA (120 °C/W typical for TSSOP20B) and actual board thermal performance.
TC7MPB9307FT(EL) Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- TC7MP
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 8 x 1:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Dual Supply
- Voltage - Supply:
- 1.65V ~ 5V, 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
TC7MPB9307FT(EL) FAQ
1.How can I place an order for TC7MPB9307FT(EL) through Aetrix?
Please submit a Request for Quotation (RFQ) for TC7MPB9307FT(EL) on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC7MPB9307FT(EL) reliable?
The price and inventory of TC7MPB9307FT(EL) are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC7MPB9307FT(EL) is usually 5 days.
3.What payment methods are accepted for TC7MPB9307FT(EL)?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC7MPB9307FT(EL) transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC7MPB9307FT(EL)?
TC7MPB9307FT(EL) orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC7MPB9307FT(EL) order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC7MPB9307FT(EL)?
For technical support, including TC7MPB9307FT(EL) datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC7MPB9307FT(EL) requirements.
6.How does Aetrix verify that TC7MPB9307FT(EL) is sourced from the original manufacturer or authorized distributors?
All TC7MPB9307FT(EL) products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC7MPB9307FT(EL) meets industry standards.
7.What is the process for return or replacement of TC7MPB9307FT(EL)?
All TC7MPB9307FT(EL) units undergo pre-shipment inspection (PSI). If there is an issue with TC7MPB9307FT(EL), returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC7MPB9307FT(EL) part is unused and in its original packaging.
Return procedure for TC7MPB9307FT(EL):
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC7MPB9307FT(EL) Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

.jpg)