My Inquiry
My Account
Toshiba Semiconductor and Storage TC7MPB9326FK(EL)
- Part No.:
- TC7MPB9326FK(EL)
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 14-VFSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC7MPB9326FK(EL).pdf
- Description:
- IC BUS SWITCH 2 X 1:2 14VSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC7MPB9326FK(EL) from Toshiba is a low-voltage, dual SPDT supply bus switch IC designed for bidirectional level-shifting between mismatched voltage domains (e.g., 1.8 V ↔ 5.0 V). It features active-high OE control, dual independent 2:1 multiplexer/demultiplexer channels, 5.0 Ω typical ON-resistance at 3.0 V/4.5 V, and 5.5 V-tolerant OE input. It enables isolated signal routing in mixed-supply SoC interconnects and FPGA I/O bridging.
For engineers reviewing the TC7MPB9326FK(EL) datasheet, TC7MPB9326FK(EL) pinout, TC7MPB9326FK(EL) application, or TC7MPB9326FK(EL) equivalent, key selection criteria include VCCA/VCCB operating range compatibility (1.65–5.0 V / 2.3–5.5 V), bidirectional level-shift capability with external pull-ups, OE polarity (active-high), and TSSOP14 package footprint constraints.
Technical Context
The TC7MPB9326FK(EL) implements two independent n-channel MOSFET-based SPDT switches sharing one select input (S) and one active-high output enable (OE). Each channel connects 1A/2A to either 1B1/2B1 or 1B2/2B2 based on S state, with isolation when OE = low. VCCA powers control logic (1.65–5.0 V), while VCCB supplies the B-side switching path (2.3–5.5 V).
Level translation is achieved externally via pull-up resistors-no internal translators-supporting up-translation (e.g., 1.8 V → 5.0 V) and down-translation (e.g., 3.3 V → 1.8 V) without voltage sequencing restrictions. The device provides 5.5 V tolerance on OE and ESD protection per Human Body Model (±2000 V) and Machine Model (±200 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | VCCA = 1.65–5.0 V; VCCB = 2.3–5.5 V - supports common mixed-rail interfaces (1.8/2.5/3.3/5.0 V systems) |
| ON-Resistance (typ.) | 5.0 Ω @ VCCA=3.0 V, VCCB=4.5 V - ensures minimal signal attenuation and <100 mV drop at 30 mA load |
| OE Polarity | Active-high - simplifies direct connection to 3.3 V or 5.0 V system enable signals without inversion logic |
| Propagation Delay | <0.45 ns (tpLH) @ VCCA=2.5 V/VCCB=3.3 V - preserves high-speed digital integrity for ≤100 MHz data paths |
| ESD Rating | HBM ≥ ±2000 V, MM ≥ ±200 V - meets industrial handling requirements without additional board-level protection |
| Power-Down Leakage | ±1.0 μA max per channel - maintains low standby current during system sleep modes |
| Input Capacitance | 3 pF (OE/S), 14 pF (switch I/O, ON) - minimizes capacitive loading on driving sources and improves signal rise/fall times |
Pinout & Package
VSSOP14 (US14) package: ultra-thin, 3.0 mm × 4.4 mm, 0.5 mm pitch, 0.02 g typical weight - optimized for space-constrained portable and wearable PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7 | 1A, NC, 2A, NC, S, GND, OE | Channel A inputs (1A/2A), shared select (S), ground reference, and active-high enable - all referenced to VCCA domain |
| 8, 9, 10, 11, 12, 13, 14 | VCCA, 1B1, 1B2, 2B1, 2B2, NC, VCCB | VCCA powers control logic; B-side I/O pins (1B1/1B2/2B1/2B2) connect to VCCB domain; VCCB supplies switching path |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional Level-Shifting | Enables seamless interface between 1.65 V and 5.5 V domains using only external pull-up resistors - no direction control or timing overhead |
| Dual Independent SPDT Switches | Two fully isolated 2:1 channels share S and OE - supports parallel data routing (e.g., dual I²C buses or dual GPIO banks) |
| 5.5 V-Tolerant OE Input | Accepts 5.5 V logic even when VCCA = 1.65 V - eliminates level shifters for enable signaling in multi-rail systems |
| Low Quiescent Current | 4.0 μA max ICCA1/ICCB1 - reduces power budget impact in always-on subsystems like sensor hubs or wake-on-event circuits |
| Power-Down Protection | IOFF leakage ≤ ±1.0 μA with OE = low - prevents back-powering of disabled domains and maintains rail isolation |
Applications
| Mobile SoC Interconnect | FPGA I/O Bridging |
|---|---|
|
Use Scenario: Connecting 1.8 V application processor GPIOs to 3.3 V peripheral modules (e.g., camera, display) in smartphones. IC Role / Device Role / Timing Role: Dual SPDT bus switch providing bidirectional signal routing and voltage domain isolation under software-controlled OE. Use Value: Eliminates need for discrete level translators per signal line; single TC7MPB9326FK(EL) handles two independent 2-wire paths with matched propagation delay. |
Use Scenario: Adapting 2.5 V FPGA bank outputs to legacy 5.0 V industrial sensors or actuators. IC Role / Device Role / Timing Role: Level-shifting bus switch enabling safe, low-latency communication without altering FPGA pin configuration or adding external logic. Use Value: Supports hot-swap-safe isolation via OE control; 5.0 Ω RON preserves signal edge rates critical for setup/hold timing compliance. |
| USB-C Power Delivery Negotiation | Industrial PLC I/O Expansion |
|
Use Scenario: Routing CC1/CC2 configuration channel signals between 3.3 V microcontroller and 5.0 V USB-C port controller. IC Role / Device Role / Timing Role: Bidirectional analog switch managing PD negotiation packets across voltage domains with sub-nanosecond delay. Use Value: Maintains USB-IF signal integrity specs (rise/fall time, jitter) due to low CIO (14 pF) and RC-limited propagation (<0.45 ns). |
Use Scenario: Extending 24 V digital input conditioning circuitry to a 3.3 V microcontroller in modular PLC backplanes. IC Role / Device Role / Timing Role: Isolating field-side 24 V logic levels from controller-side 3.3 V logic using external pull-ups to VCCB. Use Value: Enables fail-safe shutdown via OE assertion - cuts off all signal paths simultaneously during fault conditions without firmware intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual SPDT bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AVC4T245RTER | Quad 2-bit translator with auto-direction sensing; 3.6 V max VCC; no OE pin - uses DIR control instead. | Requires direction control logic; not suitable for true bidirectional analog/low-speed digital where direction is undefined. | Select when translating four independent 2-bit buses with known direction; avoid when OE-based isolation or analog signal routing is required. |
| PCA9544APW | I²C switch with integrated address decoding; 5.5 V tolerant; supports up to four downstream I²C buses. | Protocol-aware (I²C-specific); adds address decoding overhead; not usable for generic GPIO or UART level shifting. | Select for I²C bus expansion with slave addressing; avoid for non-I²C signal routing or when minimal latency is critical. |
Compared with SN74AVC4T245RTER and PCA9544APW, the TC7MPB9326FK(EL) uniquely delivers OE-gated bidirectional analog switching with no protocol dependency, 5.5 V-tolerant control inputs, and guaranteed sub-nanosecond propagation - making it optimal for mixed-voltage GPIO, reset, or clock distribution where deterministic isolation and minimal added capacitance matter.
Availability
TC7MPB9326FK(EL) is available at Aetrix Electronics and suitable for mobile SoC interconnect, FPGA I/O bridging, and industrial PLC I/O expansion requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for TC7MPB9326FK(EL) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs high-reliability semiconductor solutions for consumer, industrial, and automotive markets, with deep expertise in CMOS logic, power devices, and memory technologies.
The TC7MPB9326FK(EL) belongs to Toshiba's low-voltage bus switch family, engineered specifically for voltage-domain bridging in compact, power-sensitive embedded systems where rail isolation and signal integrity are critical.
FAQ
What is the maximum allowable voltage difference between VCCA and VCCB for reliable operation of the TC7MPB9326FK(EL)?
The TC7MPB9326FK(EL) requires VCCA to be lower than VCCB per datasheet Note 1, but no fixed maximum delta is specified. Absolute maximum ratings allow VCCA = –0.5 to 7.0 V and VCCB = –0.5 to 7.0 V independently. For guaranteed operation, VCCA must be within 1.65–5.0 V and VCCB within 2.3–5.5 V, with VCCA < VCCB. Valid combinations include 1.8 V/5.0 V, 2.5 V/3.3 V, and 3.3 V/5.0 V - all supported by TC7MPB9326FK(EL) level-shift characterization data.
Does the TC7MPB9326FK(EL) support true bidirectional signal flow without external components?
No - true bidirectional level shifting requires external pull-up resistors on both A-side and B-side lines, as specified in the Application Circuit (Figure 1). The TC7MPB9326FK(EL) itself contains only n-channel MOSFET switches; pull-ups establish defined logic thresholds during up-translation (e.g., 1.8 V → 5.0 V) and prevent floating states during down-translation. Without them, signal integrity degrades and VOH/VOHD specifications are not met.
Can the TC7MPB9326FK(EL) be used with VCCA = 1.65 V and VCCB = 2.3 V, and what performance trade-offs apply?
Yes - VCCA = 1.65 V and VCCB = 2.3 V is a valid operating point per the Operating Ranges table. However, ON-resistance increases to 16.0 Ω (max) versus 5.0 Ω (typ.) at higher voltages, raising voltage drop and power loss at full rated current (64 mA). Propagation delay also increases slightly (tpHL up to 2.2 ns), and level-shift margins narrow - VOHU min drops to 1.4 V. These effects are quantified in the Electrical Characteristics table for TC7MPB9326FK(EL).
Is the TC7MPB9326FK(EL) pin-compatible with the TC7MPB9327FK(EL)?
No - TC7MPB9326FK(EL) and TC7MPB9327FK(EL) share identical pinouts and package dimensions, but differ in OE polarity: TC7MPB9326FK(EL) has active-high OE, while TC7MPB9327FK(EL) has active-low OE. Swapping them requires inverting the OE control signal in firmware or hardware. The truth tables confirm this functional distinction, and both parts are explicitly marked as separate orderable variants in Toshiba's documentation.
What is the thermal resistance (θJA) of the TC7MPB9326FK(EL) in its VSSOP14 package?
Toshiba does not publish θJA for TC7MPB9326FK(EL) in the provided datasheet. Maximum power dissipation is specified as 180 mW (Absolute Maximum Ratings), and quiescent supply current is ≤4.0 μA per rail - resulting in negligible self-heating under normal operation. For thermal design, assume worst-case junction temperature rise using ambient + (PD × θJA); however, since θJA is unspecified for VSSOP14, users should refer to Toshiba's generic VSSOP thermal guidelines or perform board-level thermal validation for high-current or high-ambient applications involving TC7MPB9326FK(EL).
TC7MPB9326FK(EL) Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- TC7MP
- Package/Case:
- 14-VFSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 2 x 1:2
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Dual Supply
- Voltage - Supply:
- 1.65V ~ 5V, 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-VSSOP
TC7MPB9326FK(EL) FAQ
1.How can I place an order for TC7MPB9326FK(EL) through Aetrix?
Please submit a Request for Quotation (RFQ) for TC7MPB9326FK(EL) on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC7MPB9326FK(EL) reliable?
The price and inventory of TC7MPB9326FK(EL) are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC7MPB9326FK(EL) is usually 5 days.
3.What payment methods are accepted for TC7MPB9326FK(EL)?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC7MPB9326FK(EL) transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC7MPB9326FK(EL)?
TC7MPB9326FK(EL) orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC7MPB9326FK(EL) order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC7MPB9326FK(EL)?
For technical support, including TC7MPB9326FK(EL) datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC7MPB9326FK(EL) requirements.
6.How does Aetrix verify that TC7MPB9326FK(EL) is sourced from the original manufacturer or authorized distributors?
All TC7MPB9326FK(EL) products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC7MPB9326FK(EL) meets industry standards.
7.What is the process for return or replacement of TC7MPB9326FK(EL)?
All TC7MPB9326FK(EL) units undergo pre-shipment inspection (PSI). If there is an issue with TC7MPB9326FK(EL), returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC7MPB9326FK(EL) part is unused and in its original packaging.
Return procedure for TC7MPB9326FK(EL):
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC7MPB9326FK(EL) Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
