My Inquiry
My Account
Toshiba Semiconductor and Storage TC7QPB9306FK(EL)
- Part No.:
- TC7QPB9306FK(EL)
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 14-VFSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC7QPB9306FK(EL).pdf
- Description:
- IC BUS SWITCH 4 X 1:1 14VSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,866
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC7QPB9306FK from Toshiba Electronic Devices & Storage Corporation is a 4-bit dual-supply bus switch enabling bidirectional level translation between 1.65–5.0 V (VCCA) and 2.3–5.5 V (VCCB) domains. It features active-high OE control, 8.0 Ω max ON-resistance at 3.0 V/4.5 V, 5.5 V-tolerant OE input, and VSSOP14 packaging. It is used in mixed-voltage I²C, SMBus, and GPIO interface bridging where voltage domain isolation and low-power switching are required.
For engineers reviewing the TC7QPB9306FK datasheet, TC7QPB9306FK pinout, TC7QPB9306FK application, or TC7QPB9306FK equivalent, key selection criteria include VCCA/VCCB voltage pairing constraints, OE polarity compatibility, ON-resistance impact on signal integrity, level-shift pull-up resistor configuration, and VSSOP14 thermal and layout requirements.
Technical Context
The TC7QPB9306FK implements four independent n-channel MOSFET switches with common active-high Output Enable (OE), allowing simultaneous on/off control of all channels. Its dual-supply architecture supports asymmetric rail operation where VCCA must be ≤ VCCB per datasheet Note 1, enabling translation from lower to higher voltages (e.g., 1.8 V → 3.3 V or 2.5 V → 5.0 V) when external pull-ups are applied to respective rails.
Level-shifting functionality relies on external pull-up resistors tied to VCCA or VCCB - no internal biasing is provided. The device exhibits <1.2 ns propagation delay (tPLH/tPHL) under 3.3 V/5.0 V conditions and maintains <±1.0 µA OFF-state leakage across full operating temperature (−40 °C to +85 °C), ensuring minimal standby power draw in battery-sensitive systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCCA Range | 1.65 V to 5.0 V: Sets low-side logic domain; must be ≤ VCCB for safe operation. |
| VCCB Range | 2.3 V to 5.5 V: Sets high-side logic domain; enables interface with 3.3 V or 5.0 V peripherals. |
| RON (Max) | 8.0 Ω @ VCCA=3.0 V, VCCB=4.5 V: Limits voltage drop and RC delay under 30 mA load; critical for rise/fall time budgets. |
| OE Polarity | Active-High: OE=High enables pass-through; OE=Low isolates A/B ports - matches standard enable logic in many controllers. |
| OE Voltage Tolerance | 5.5 V tolerant: Allows direct connection to 5 V control signals without level shifting, simplifying host interface design. |
| IOFF (Max) | ±1.0 µA @ −40 °C to +85 °C: Ensures negligible leakage current during power-down, preserving battery life in portable systems. |
| Capacitance (CI/O ON) | 14 pF typical: Defines high-frequency bandwidth limit and loading on driving source; impacts signal integrity above ~100 MHz. |
Pinout & Package
VSSOP14 (US14) package: 3.0 mm × 4.4 mm body, 0.65 mm pitch, 0.55 mm max height, 0.02 g typical weight. Exposed pad not present; RoHS-compliant matte tin lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable input | Active-high global control; 5.5 V tolerant; asserts switch conduction when high. |
| 2 (A1) | Low-voltage side data input/output | Bidirectional port connected to VCCA domain; requires external pull-up for level-up translation. |
| 3 (B1) | High-voltage side data input/output | Bidirectional port connected to VCCB domain; requires external pull-up for level-down translation. |
| 4 (A2) | Low-voltage side data input/output | Second independent channel; electrically identical to A1, shares OE control. |
| 5 (B2) | High-voltage side data input/output | Second independent channel; electrically identical to B1, shares OE control. |
| 6 (A3) | Low-voltage side data input/output | Third independent channel; same electrical behavior as A1/A2. |
| 7 (B3) | High-voltage side data input/output | Third independent channel; same electrical behavior as B1/B2. |
| 8 (GND) | Ground reference | Common return for both supplies; must be low-impedance and star-connected to minimize noise coupling. |
| 9 (A4) | Low-voltage side data input/output | Fourth and final channel; completes 4-bit bus interface capability. |
| 10 (B4) | High-voltage side data input/output | Fourth and final channel; pairs with A4 for full 4-bit bidirectional translation. |
| 11 (VCCA) | Low-voltage supply | Power rail for A-side logic; must be ≤ VCCB and within 1.65–5.0 V range. |
| 12 (VCCB) | High-voltage supply | Power rail for B-side logic; must be ≥ VCCA and within 2.3–5.5 V range. |
| 13 (NC) | No connect | Internally unconnected pin; must remain floating or grounded per PCB layout best practices. |
| 14 (NC) | No connect | Internally unconnected pin; must remain floating or grounded per PCB layout best practices. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-supply level translation | Supports six discrete VCCA/VCCB pairings (e.g., 1.8 V/3.3 V, 2.5 V/5.0 V) without internal voltage regulation - reduces BOM count. |
| 5.5 V-tolerant OE input | Eliminates need for external level shifter on enable line when interfacing with 5 V microcontrollers or FPGAs. |
| Low ON-resistance (8.0 Ω max) | Maintains signal fidelity for 30 mA drive capability; minimizes insertion loss in high-speed digital buses like I²C Fast-mode Plus. |
| ESD-protected inputs | Withstands ±2 kV HBM per JEDEC JS-001 - improves robustness during handling and system integration. |
| VSSOP14 footprint | Enables compact routing in space-constrained applications such as wearables and IoT sensor nodes. |
Applications
| I²C Bus Level Translation | SMBus Interface Bridging |
|---|---|
|
Use Scenario: Connecting a 1.8 V microcontroller I²C master to a 3.3 V EEPROM slave in an industrial controller. IC Role / Device Role / Timing Role: Bidirectional voltage translator placed inline on SDA/SCL lines; provides galvanic isolation between domains while preserving timing compliance. Use Value: Enables interoperability without modifying firmware or adding discrete MOSFET translators; supports up to 1 MHz Fast-mode Plus timing due to sub-2 ns propagation delay. |
Use Scenario: Interfacing a 2.5 V baseband processor SMBus controller with a 5.0 V PMIC in a telecom base station module. IC Role / Device Role / Timing Role: Four-channel SMBus data/address line translator; OE synchronized to processor reset assertion to prevent bus contention during boot. Use Value: Eliminates risk of latch-up by enforcing strict VCCA ≤ VCCB constraint; 5.5 V-tolerant OE allows direct connection to 5 V PMIC reset signal. |
| GPIO Voltage Domain Isolation | Low-Power Sensor Hub Interface |
|
Use Scenario: Routing 4 GPIOs from a 3.3 V MCU to control 5.0 V actuators in a smart home hub, requiring isolation during MCU sleep. IC Role / Device Role / Timing Role: Active-high controlled switch enabling/disabling GPIO paths; OE driven by MCU GPIO to gate power to downstream circuitry. Use Value: Reduces system standby current by blocking leakage through unpowered 5 V peripherals; <±1.0 µA IOFF ensures <100 nA total quiescent draw across all four channels. |
Use Scenario: Aggregating outputs from multiple 1.8 V environmental sensors (temp/humidity/pressure) into a 2.5 V sensor fusion MCU in a battery-powered wearable. IC Role / Device Role / Timing Role: Low-voltage domain translator with minimal capacitance (14 pF CI/O ON); preserves signal edge rates for fast ADC sampling triggers. Use Value: VSSOP14 size fits tight PCB real estate; 8.0 Ω RON ensures <25 mV voltage drop at 3 mA sensor output drive, maintaining ADC reference accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AVC4T245RTER | Active-low OE; supports wider VCCA (1.2–3.6 V) and VCCB (1.2–3.6 V); 3.7 Ω RON typical; includes auto-direction sensing. | Requires inverted OE logic; lacks 5 V tolerance on control pins; better suited for 1.8 V ↔ 3.3 V only, not 2.5 V ↔ 5.0 V. | Select when direction detection is needed and VCCB ≤ 3.6 V; avoid if 5 V OE signaling or >3.6 V VCCB is required. |
| TXS0104EPWR | Auto-bidirectional; no OE pin; supports 1.2–3.6 V ↔ 1.65–5.5 V; 12 Ω RON typical; higher IOFF (±10 µA). | Eliminates OE routing but cannot force unidirectional blocking; less suitable for deterministic isolation during MCU reset. | Select for simple glueless translation where direction is always determined by driving side; avoid when guaranteed bus isolation during OE deassertion is mandatory. |
Compared with SN74AVC4T245RTER and TXS0104EPWR, the TC7QPB9306FK offers guaranteed 5.5 V-tolerant OE and explicit active-high control ideal for systems requiring fail-safe isolation and 5 V-compatible enable signaling - making it preferable in industrial and telecom applications with mixed 3.3 V/5.0 V infrastructure.
Availability
TC7QPB9306FK is available at Aetrix Electronics and suitable for industrial automation interfaces, telecom baseband modules, and battery-powered sensor hubs requiring stable component supply, long-term lifecycle support, and RoHS-compliant VSSOP packaging.
Supply support for TC7QPB9306FK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures discrete semiconductors, power devices, and logic ICs for industrial, automotive, and consumer applications, with emphasis on reliability and energy efficiency.
The TC7QPB9306FK belongs to Toshiba's TC7QP series of dual-supply bus switches, engineered specifically for voltage-domain bridging in mixed-rail digital systems where precise OE control and 5 V-tolerant interfacing are essential.
FAQ
What is the maximum allowable voltage difference between VCCA and VCCB for TC7QPB9306FK?
The TC7QPB9306FK requires VCCA ≤ VCCB per datasheet Note 1 in Section 10. While absolute maximum ratings allow both supplies up to 7.0 V, the functional operating constraint mandates that VCCA must not exceed VCCB. For example, 3.3 V on VCCA and 5.0 V on VCCB is valid; 5.0 V on VCCA and 3.3 V on VCCB violates specification and risks malfunction. This constraint ensures proper MOSFET channel operation and prevents reverse current flow.
Can TC7QPB9306FK translate signals from 5.0 V down to 1.8 V?
Yes, the TC7QPB9306FK supports translating down (e.g., 5.0 V → 1.8 V) when VCCB = 5.0 V and VCCA = 1.8 V, provided external pull-up resistors are connected from each Bn pin to VCCB and from each An pin to VCCA. The device itself does not generate level-shifted voltages - it passes signals bidirectionally, relying on external pull-ups to establish logic thresholds on each side. VOHD test data confirms valid low-to-high translation under these conditions.
Is TC7QPB9306FK pin-compatible with TC7QPB9307FK?
No, TC7QPB9306FK and TC7QPB9307FK are not pin-compatible in terms of function despite identical pinouts. Both share the same VSSOP14 package and terminal mapping, but TC7QPB9307FK has active-low OE while TC7QPB9306FK has active-high OE. Swapping them without inverting the OE signal will invert switch behavior - e.g., OE = High would disable TC7QPB9307FK instead of enabling it. PCB layout is identical, but firmware/control logic must be adapted.
What is the recommended pull-up resistor value for TC7QPB9306FK level-shifting circuits?
Toshiba does not specify a single optimal pull-up value for TC7QPB9306FK, as it depends on bus capacitance, speed requirements, and drive strength. Typical values range from 1 kΩ to 10 kΩ. Lower values (e.g., 1–2.2 kΩ) improve rise time but increase static current; higher values (e.g., 4.7–10 kΩ) reduce power but slow edges. For I²C Fast-mode Plus (1 MHz), 2.2 kΩ pull-ups to VCCA and VCCB are commonly used and validated in application notes for similar Toshiba bus switches.
Does TC7QPB9306FK require decoupling capacitors on VCCA and VCCB?
Yes, TC7QPB9306FK requires local decoupling: one 0.1 µF ceramic capacitor placed as close as possible to each supply pin (VCCA and VCCB) relative to GND. This mitigates switching noise and transient current demands during channel turn-on/off. Additional bulk capacitance (e.g., 1–10 µF tantalum or ceramic) may be added near the device if multiple switches share rails or if PCB layout introduces impedance. Failure to decouple can cause supply droop and erratic switching behavior.
TC7QPB9306FK(EL) Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- TC7QP
- Package/Case:
- 14-VFSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 4 x 1:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Dual Supply
- Voltage - Supply:
- 1.65V ~ 5V, 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-VSSOP
TC7QPB9306FK(EL) FAQ
1.How can I place an order for TC7QPB9306FK(EL) through Aetrix?
Please submit a Request for Quotation (RFQ) for TC7QPB9306FK(EL) on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC7QPB9306FK(EL) reliable?
The price and inventory of TC7QPB9306FK(EL) are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC7QPB9306FK(EL) is usually 5 days.
3.What payment methods are accepted for TC7QPB9306FK(EL)?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC7QPB9306FK(EL) transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC7QPB9306FK(EL)?
TC7QPB9306FK(EL) orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC7QPB9306FK(EL) order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC7QPB9306FK(EL)?
For technical support, including TC7QPB9306FK(EL) datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC7QPB9306FK(EL) requirements.
6.How does Aetrix verify that TC7QPB9306FK(EL) is sourced from the original manufacturer or authorized distributors?
All TC7QPB9306FK(EL) products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC7QPB9306FK(EL) meets industry standards.
7.What is the process for return or replacement of TC7QPB9306FK(EL)?
All TC7QPB9306FK(EL) units undergo pre-shipment inspection (PSI). If there is an issue with TC7QPB9306FK(EL), returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC7QPB9306FK(EL) part is unused and in its original packaging.
Return procedure for TC7QPB9306FK(EL):
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC7QPB9306FK(EL) Tags
-
SN74HC138DR
Texas Instruments
-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage
-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments
-
74CBTLV3257GUX
Nexperia USA Inc.
-
74HC154BQ,118
Nexperia USA Inc.
-
P3S0200GMX
NXP USA Inc.
-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments
-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments
-
SN74HC138N
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
