Toshiba Semiconductor and Storage TC7SPB9307TU,LF
- Part No.:
- TC7SPB9307TU,LF
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 6-SMD, Flat Leads
- Datasheet:
-
TC7SPB9307TU,LF.pdf
- Description:
- IC BUS SWITCH 1 X 1:1 UF6
- Quantity:
- Payment:

- Shipping:

Inventory:2,548
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC7SPB9307TU from Toshiba Electronic Devices & Storage Corporation is an active-low 1-bit dual-supply bus switch enabling bidirectional level translation between 1.65–5.0 V (VCCA) and 2.3–5.5 V (VCCB) domains. It features 5.0 Ω typical ON-resistance, 5.5 V-tolerant OE input with power-down protection, and operates across –40°C to +85°C. It is used in voltage-domain bridging for I²C, SMBus, and GPIO expansion in mixed-voltage SoC interfaces.
For engineers reviewing the TC7SPB9307TU datasheet, TC7SPB9307TU pinout, TC7SPB9307TU application, or TC7SPB9307TU equivalent, key selection criteria include active-Low enable logic, dual-supply level-shifting capability, ON-resistance tolerance under asymmetric rail conditions, 5.5 V OE input robustness, and UF6 package footprint compatibility with high-density PCB layouts.
Technical Context
The TC7SPB9307TU implements a single n-channel MOSFET-based pass-gate switch with independent VCCA and VCCB supplies. Its active-Low OE control directly gates conduction-OE = Low enables A↔B continuity; OE = High isolates both ports. No internal level-shifting circuitry is present; external pull-up resistors on A/B lines are required to establish valid logic levels relative to their respective supplies.
Level translation directionality depends on external biasing: translating up (e.g., 1.8 V → 5.0 V) requires pull-ups to VCCB; translating down (e.g., 5.0 V → 1.8 V) requires pull-ups to VCCA. The device imposes no restriction on relative VCCA/VCCB magnitude beyond the specified operating ranges, and VCCA must be ≤ VCCB per datasheet Note 1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range (VCCA) | 1.65 V to 5.0 V - supports 1.8 V/2.5 V/3.3 V logic domains as low-side supply |
| Supply Range (VCCB) | 2.3 V to 5.5 V - supports 2.5 V/3.3 V/5.0 V domains as high-side supply |
| ON-Resistance (RON) | 5.0 Ω typ. @ VCCA = 3.0 V, VCCB = 4.5 V - ensures <150 mV voltage drop at 30 mA, critical for signal integrity in high-speed digital buses |
| OE Input Tolerance | 5.5 V tolerant with power-down protection - allows direct connection to 5 V control signals without level shifting, even when VCCA is 1.8 V |
| Propagation Delay | 0.3–2.2 ns (typ.) - determined solely by RON × CL (30 pF), enabling sub-nanosecond latency in GPIO and control-line switching |
| Operating Temperature | –40°C to +85°C - qualified for industrial-grade embedded systems and automotive body electronics |
| Input Capacitance | 3 pF - minimizes loading on driving sources, preserving rise/fall times in multi-drop bus configurations |
Pinout & Package
TC7SPB9307TU is housed in the ultra-thin UF6 package (1.6 × 1.6 × 0.55 mm, 7.0 mg), a 6-pin leadless chip-scale package with 0.5 mm pitch and bottom-side thermal pad. Pin numbering follows JEDEC MO-252 standard with pin 1 marked by dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A) | Low-side data terminal | Connects to VCCA-referenced bus (e.g., 1.8 V microcontroller GPIO); bidirectional I/O port |
| 2 (GND) | Ground reference | Common return path for both supplies; must be connected to system ground plane |
| 3 (OE) | Active-Low output enable | Drives Low to enable A↔B conduction; High to isolate ports; 5.5 V tolerant |
| 4 (VCCA) | Low-side supply | Power for internal logic and A-port interface; range: 1.65–5.0 V |
| 5 (VCCB) | High-side supply | Power for B-port interface and level-shifted operation; range: 2.3–5.5 V |
| 6 (B) | High-side data terminal | Connects to VCCB-referenced bus (e.g., 5.0 V sensor interface); bidirectional I/O port |
Key Features
| Feature | Design Value |
|---|---|
| Active-Low OE control | Enables direct interfacing with open-drain controllers (e.g., I²C masters) without inverters |
| Bidirectional level translation | Supports 1.65–5.0 V ↔ 2.3–5.5 V translation using only external pull-up resistors - no additional ICs required |
| 5.5 V-tolerant OE input | Eliminates need for level shifters on enable lines, simplifying control routing in mixed-voltage systems |
| Ultra-low ON-resistance | 5.0 Ω typ. ensures minimal signal attenuation and timing skew in high-speed digital paths |
| ESD-protected inputs | HBM ±2 kV rating protects against handling damage during assembly and field operation |
Applications
| I²C Bus Voltage Translation | GPIO Domain Bridging |
|---|---|
|
Use Scenario: Interfacing a 1.8 V microcontroller I²C master with a 3.3 V EEPROM slave where SDA/SCL lines require bidirectional level shifting. IC Role / Device Role / Timing Role: Bidirectional pass-gate switch placed inline on SDA and SCL lines, with OE tied Low to maintain continuous connectivity. Use Value: Enables interoperability without clock stretching penalties or added propagation delay - preserves I²C timing budgets up to 400 kHz. |
Use Scenario: Expanding GPIO count of a 2.5 V FPGA I/O bank to drive 5.0 V industrial sensors while maintaining logic-level compatibility. IC Role / Device Role / Timing Role: Single-bit bus switch isolating and translating individual GPIO lines, controlled via FPGA output pins. Use Value: Provides rail-to-rail voltage translation with <2 ns delay, avoiding timing violations in synchronous control loops. |
| SMBus Host-to-Device Interface | Low-Power Sensor Hub Bridging |
|
Use Scenario: Connecting a 3.3 V SMBus host controller to legacy 5.0 V power management ICs in server motherboard management subsystems. IC Role / Device Role / Timing Role: Level-translating switch on SMBus data line, with OE driven by host firmware for hot-plug isolation. Use Value: Delivers 5.5 V-tolerant OE control and <10 ns enable/disable times, supporting dynamic bus reconfiguration without glitches. |
Use Scenario: Integrating ultra-low-power environmental sensors (1.8 V) with a 3.3 V application processor in wearable health monitors. IC Role / Device Role / Timing Role: Always-on bus switch enabling sensor data reads while minimizing quiescent current (<1 µA in OFF state). Use Value: Achieves <1 µA ICCA2/ICCB2 leakage in disabled state, extending battery life in intermittent-sampling architectures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply bus switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AVC1T45DBVR | Single-bit, dual-supply translator with auto-direction sensing; no OE pin; 3.6 V max VCCB | Requires no enable control but lacks isolation capability; unsuitable for hot-plug or dynamic bus disable | Choose SN74AVC1T45DBVR when automatic direction detection is needed and 5 V VCCB support is unnecessary |
| FXMA108MTCX | 8-bit dual-supply translator with integrated 10 kΩ pull-ups; 5.5 V VCCB; no OE pin | Fixed 8-bit width and internal pull-ups limit flexibility; not pin-compatible or scalable to single-bit use | Choose FXMA108MTCX only when 8-bit parallel translation with built-in biasing is required |
Compared with SN74AVC1T45DBVR and FXMA108MTCX, the TC7SPB9307TU uniquely combines discrete single-bit granularity, active-Low OE for precise timing control, 5.5 V VCCB support, and 5.5 V-tolerant enable - making it optimal for space-constrained, mixed-rail designs requiring deterministic isolation.
Availability
TC7SPB9307TU is available at Aetrix Electronics and suitable for industrial automation interfaces, portable medical devices, and automotive body control modules requiring stable component supply and long-term lifecycle assurance.
Supply support for TC7SPB9307TU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures discrete semiconductors, power devices, and logic ICs for industrial, automotive, and consumer applications.
The TC7SPB9307TU belongs to Toshiba's TC7SPB series of low-voltage dual-supply bus switches, engineered specifically for reliable voltage-domain bridging in compact, power-sensitive embedded systems.
FAQ
What is the enable logic polarity of the TC7SPB9307TU?
The TC7SPB9307TU features active-Low Output Enable (OE): the switch conducts between A and B terminals only when OE is driven Low (≤0.3 × VCCA). When OE is High (≥0.7 × VCCA), the device enters high-impedance isolation mode. This differs from the TC7SPB9306TU, which uses active-High OE logic. The TC7SPB9307TU's OE pin is 5.5 V tolerant regardless of VCCA level.
Can TC7SPB9307TU translate from 5.0 V down to 1.8 V?
Yes, the TC7SPB9307TU supports translating down (e.g., 5.0 V → 1.8 V) when configured with pull-up resistors to VCCA. Per datasheet Fig. 16.x, VOHD min is 1.3 V at VCCA = 1.65 V and VCCB = 3.3 V, ensuring valid logic-high recognition on the low-voltage side. The TC7SPB9307TU requires VCCA ≤ VCCB and does not clamp or regulate voltages - external pull-ups define the translated logic thresholds.
What is the maximum allowable voltage difference between VCCA and VCCB for TC7SPB9307TU?
The TC7SPB9307TU does not specify a maximum ΔV between VCCA and VCCB, but datasheet Note 1 states "VCCA must be lower than the VCCB voltage." Absolute maximum ratings allow VCCA and VCCB independently up to 7.0 V, yet functional operation requires VCCA ≤ VCCB. For example, VCCA = 1.8 V and VCCB = 5.0 V is valid; VCCA = 5.0 V and VCCB = 1.8 V violates specification and may damage the TC7SPB9307TU.
Does TC7SPB9307TU require external pull-up resistors for level shifting?
Yes, the TC7SPB9307TU is a passive pass-gate switch and requires external pull-up resistors on A and/or B terminals to establish valid logic levels relative to their respective supplies. Pulling A to VCCA enables translation up (VCCA → VCCB); pulling B to VCCA enables translation down (VCCB → VCCA). The TC7SPB9307TU itself contains no internal pull-ups or level-shifting circuitry.
What is the thermal performance of TC7SPB9307TU in the UF6 package?
The TC7SPB9307TU in UF6 package has a typical weight of 7.0 mg and incorporates a bottom-side thermal pad for enhanced heat dissipation. While no θJA is published, its ultra-low power operation (quiescent current <1 µA) and 5.0 Ω RON limit self-heating to negligible levels - junction temperature rise remains <1°C at 30 mA continuous conduction. The TC7SPB9307TU is rated for –40°C to +85°C ambient operation without derating.
TC7SPB9307TU,LF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- TC7SP
- Package/Case:
- 6-SMD, Flat Leads
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Bus Switch
- Circuit:
- 1 x 1:1
- Independent Circuits:
- 1
- Current - Output High, Low:
- -
- Voltage Supply Source:
- Dual Supply
- Voltage - Supply:
- 1.65V ~ 5V, 2.3V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- UF6
TC7SPB9307TU,LF FAQ
1.How can I place an order for TC7SPB9307TU,LF through Aetrix?
Please submit a Request for Quotation (RFQ) for TC7SPB9307TU,LF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC7SPB9307TU,LF reliable?
The price and inventory of TC7SPB9307TU,LF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC7SPB9307TU,LF is usually 5 days.
3.What payment methods are accepted for TC7SPB9307TU,LF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC7SPB9307TU,LF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC7SPB9307TU,LF?
TC7SPB9307TU,LF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC7SPB9307TU,LF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC7SPB9307TU,LF?
For technical support, including TC7SPB9307TU,LF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC7SPB9307TU,LF requirements.
6.How does Aetrix verify that TC7SPB9307TU,LF is sourced from the original manufacturer or authorized distributors?
All TC7SPB9307TU,LF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC7SPB9307TU,LF meets industry standards.
7.What is the process for return or replacement of TC7SPB9307TU,LF?
All TC7SPB9307TU,LF units undergo pre-shipment inspection (PSI). If there is an issue with TC7SPB9307TU,LF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC7SPB9307TU,LF part is unused and in its original packaging.
Return procedure for TC7SPB9307TU,LF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC7SPB9307TU,LF Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

