Toshiba Semiconductor and Storage TC7WH126FK,LJ
- Part No.:
- TC7WH126FK,LJ
- Manufacturer:
- Toshiba Semiconductor and Storage
- Package:
- 8-VFSOP (0.091", 2.30mm Width)
- Datasheet:
-
TC7WH126FK,LJ.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V US8
- Quantity:
- Payment:

- Shipping:

Inventory:4,441
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC7WH126FK,LJ from Toshiba Electronic Devices & Storage Corporation is a dual-channel 3-state bus buffer IC designed for bidirectional data isolation in high-speed digital systems. It delivers 3.8 ns typical propagation delay at 5.0 V/15 pF, supports 2.0–5.5 V supply operation, tolerates 5.5 V inputs, and operates across -40°C to +125°C - making it suitable for automotive infotainment backplane buffering and industrial controller I/O expansion.
For engineers reviewing the TC7WH126FK,LJ datasheet, TC7WH126FK,LJ pinout, TC7WH126FK,LJ application, or TC7WH126FK,LJ equivalent, this page provides verified functional identity, AEC-Q100-compliant operating conditions, US8 package layout, truth-table-defined 3-state control logic, and validated automotive-grade alternatives with documented parameter divergence.
Technical Context
This device implements two independent non-inverting buffers, each with active-low 3-state enable (G) controlling output impedance. Its CMOS silicon monolithic construction ensures rail-to-rail input tolerance (up to 5.5 V), balanced tPLH/tPHL delays (<0.5 ns skew), and low dynamic noise (VOLP ≤ 0.8 V).
It operates within AEC-Q100 Rev. H qualification for automotive use, with guaranteed DC/AC performance across -40°C to +125°C at VCC = 2.0–5.5 V. Input hysteresis provides 28% VCC noise immunity, and quiescent ICC remains ≤ 40 µA over full temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Dual non-inverting 3-state bus buffer - enables/disables two independent data paths without inversion |
| Propagation delay (tpd) | 3.8 ns typ. at VCC = 5.0 V, CL = 15 pF - supports >100 MHz bus toggling with timing margin |
| Supply voltage range | 2.0–5.5 V - interoperable with 2.5 V, 3.3 V, and 5 V logic families without level shifters |
| Input voltage tolerance | 5.5 V tolerant - accepts 5 V signals even when powered from 2.5 V or 3.3 V rails |
| Operating temperature | -40°C to +125°C - qualified per AEC-Q100 Rev. H for under-hood automotive applications |
| Quiescent current (ICC) | ≤ 40 µA max at +125°C - enables always-on subsystems with minimal standby power impact |
| Output drive strength | ±8 mA at VCC = 4.5 V - sufficient to drive 15 pF loads across PCB traces and multiple gate inputs |
Pinout & Package
TC7WH126FK,LJ is housed in an 8-pin US8 (JEDEC SOT-765) surface-mount package measuring 2.1 mm × 2.0 mm × 0.55 mm, optimized for high-density automotive PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G1) | Channel 1 3-state enable (active-low) | Drives Y1 high-impedance when logic low; ties to VCC or GND via pull-up/down for fixed state |
| 2 (A1) | Channel 1 input | Accepts 5.5 V-tolerant logic signal; no external clamping required |
| 3 (Y1) | Channel 1 output | Provides rail-to-rail CMOS output with 0.1 V VOL / 4.4 V VOH at 5 V supply |
| 4 (GND) | Ground reference | Common return for all internal circuitry and I/O; requires low-inductance connection |
| 5 (Y2) | Channel 2 output | Electrically isolated from Y1; shares no internal coupling path |
| 6 (A2) | Channel 2 input | Independent of A1; supports asynchronous dual-bus operation |
| 7 (G2) | Channel 2 3-state enable (active-low) | Separate control allows independent gating of each channel |
| 8 (VCC) | Positive supply | Decoupling capacitor (0.1 µF ceramic) required within 3 mm of pin for stable AC operation |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Rev. H qualified | Validated for automotive electronics including infotainment, body control, and ADAS sensor interfaces |
| Balanced propagation delays | tPLH ≈ tPHL ensures minimal duty-cycle distortion on clocked or data bus signals |
| High noise immunity | VNIH/VNIL ≥ 28% VCC minimizes false triggering from EMI in noisy vehicle environments |
| Low dynamic output noise | VOLP ≤ 0.8 V prevents false logic transitions on adjacent traces during switching |
| Wide VCC range | 2.0–5.5 V operation eliminates need for separate voltage regulators in mixed-supply systems |
Applications
| Automotive Infotainment Backplane | Industrial PLC I/O Expansion |
|---|---|
Use Scenario: Isolating CAN/FlexRay transceiver data lines from MCU GPIO during firmware updates or fault recovery. IC Role / Device Role / Timing Role: Dual 3-state buffer providing controlled break-before-make switching between master and backup communication paths. Use Value: Prevents bus contention during hot-swap events while maintaining <3.8 ns signal integrity across 15 cm PCB traces. |
Use Scenario: Buffering parallel digital I/O from FPGA-based motion controller to modular terminal blocks. IC Role / Device Role / Timing Role: Level-shifting and fan-out buffer enabling 2.5 V FPGA outputs to drive 5 V industrial sensors and actuators. Use Value: Eliminates external level translators; 5.5 V input tolerance accommodates sensor supply variations without clamping diodes. |
| Automotive Body Control Module | Medical Diagnostic Equipment Interface |
Use Scenario: Enabling/disabling LIN bus transceiver data lines based on ignition state and sleep-mode commands. IC Role / Device Role / Timing Role: Low-leakage 3-state gate (IOZ ≤ 0.1 µA) isolating transceiver during deep-sleep mode. Use Value: Reduces system standby current by >95% versus direct connection, extending battery life in parked vehicles. |
Use Scenario: Interfacing high-precision ADC/DAC modules to ARM Cortex-M7 host processor in portable ultrasound units. IC Role / Device Role / Timing Role: Noise-immune signal conditioner preventing EMI-induced glitches on analog front-end control lines. Use Value: 28% VCC noise margin suppresses RF interference from RF power stages, ensuring reliable calibration sequencing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 3-state bus buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G126DPWR | Wider -40°C to +125°C range but only 3.6 V max VCC; no 5.5 V input tolerance | Not suitable for mixed-voltage systems where 5 V peripherals connect to 3.3 V MCU | Select when strict 3.3 V-only operation is confirmed and automotive qualification is not required |
| 74LVC2T45DP,122 | Bi-directional with auto-direction sensing; higher ICC (100 µA max); no AEC-Q100 certification | Lacks guaranteed automotive reliability; direction-sensing adds latency unsuitable for deterministic timing paths | Prefer for simple bidirectional data transfer where direction control logic is unavailable |
Compared with TC7WH126FK,LJ, SN74LVC2G126DPWR lacks 5.5 V input tolerance and automotive qualification, while 74LVC2T45DP,122 introduces direction-sensing latency and higher leakage - making TC7WH126FK,LJ the only option meeting AEC-Q100, wide-VCC, and 5.5 V-tolerant requirements simultaneously.
Availability
TC7WH126FK,LJ is available at Aetrix Electronics and suitable for automotive infotainment backplanes, industrial PLC I/O expansion, and medical diagnostic equipment interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TC7WH126FK,LJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs high-reliability semiconductor solutions for automotive, industrial, and consumer applications, with emphasis on AEC-Q100-qualified logic and power devices.
The TC7WH series targets high-speed, low-power bus interface applications in harsh environments, specifically engineered to replace legacy 74-series logic with enhanced noise immunity, wider voltage range, and automotive-grade reliability.
FAQ
What is the AEC-Q100 qualification status of TC7WH126FK,LJ?
The TC7WH126FK,LJ is fully compliant with AEC-Q100 Revision H for automotive applications. This includes stress testing for temperature cycling, humidity bias, and electromigration - verified across the full -40°C to +125°C operating range. The qualification applies specifically to the TC7WH126FK,LJ variant with US8 packaging and the 'LJ' suffix denoting automotive grade.
Does TC7WH126FK,LJ support 5 V input signals when powered from a 3.3 V supply?
Yes, TC7WH126FK,LJ features 5.5 V tolerant inputs, allowing it to accept 5 V logic levels even when VCC is as low as 2.0 V. This eliminates the need for external level-shifting components when interfacing legacy 5 V peripherals with modern 3.3 V or 2.5 V microcontrollers - a key design advantage confirmed in Toshiba's DC Characteristics tables.
What is the maximum propagation delay variation (skew) between channels in TC7WH126FK,LJ?
The TC7WH126FK,LJ guarantees output skew (tosLH/tosHL) ≤ 13.2 ns max at VCC = 5.0 V and CL = 50 pF, with typical values of 9.5 ns. This skew is defined as |tPLHm − tPLHn| and |tPHLm − tPHLn|, ensuring tightly matched timing between Channel 1 and Channel 2 - critical for synchronous bus applications.
Can TC7WH126FK,LJ be used in always-on automotive subsystems without exceeding thermal limits?
Yes, TC7WH126FK,LJ draws ≤ 40 µA max ICC at +125°C, resulting in <0.22 mW total power dissipation at 5.5 V. Its US8 package has low thermal resistance, enabling reliable operation in always-on domains such as body control modules and telematics gateways without heatsinking or derating.
Is the pinout of TC7WH126FK,LJ compatible with standard 8-pin SOIC or TSSOP packages?
No, TC7WH126FK,LJ uses the US8 (SOT-765) package - a 2.1 mm × 2.0 mm ultra-small leadless package incompatible with SOIC-8 or TSSOP-8 footprints. Its pin assignment follows JEDEC MO-229 standards, requiring dedicated land patterns and reflow profiles distinct from larger packages.
TC7WH126FK,LJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- 7WH
- Package/Case:
- 8-VFSOP (0.091", 2.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 2V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- US8
TC7WH126FK,LJ FAQ
1.How can I place an order for TC7WH126FK,LJ through Aetrix?
Please submit a Request for Quotation (RFQ) for TC7WH126FK,LJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC7WH126FK,LJ reliable?
The price and inventory of TC7WH126FK,LJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC7WH126FK,LJ is usually 5 days.
3.What payment methods are accepted for TC7WH126FK,LJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC7WH126FK,LJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC7WH126FK,LJ?
TC7WH126FK,LJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC7WH126FK,LJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC7WH126FK,LJ?
For technical support, including TC7WH126FK,LJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC7WH126FK,LJ requirements.
6.How does Aetrix verify that TC7WH126FK,LJ is sourced from the original manufacturer or authorized distributors?
All TC7WH126FK,LJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC7WH126FK,LJ meets industry standards.
7.What is the process for return or replacement of TC7WH126FK,LJ?
All TC7WH126FK,LJ units undergo pre-shipment inspection (PSI). If there is an issue with TC7WH126FK,LJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC7WH126FK,LJ part is unused and in its original packaging.
Return procedure for TC7WH126FK,LJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC7WH126FK,LJ Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

