My Inquiry
My Account
Toshiba Semiconductor and Storage TCK322G,LF
- Part No.:
- TCK322G,LF
- Manufacturer:
- Toshiba Semiconductor and Storage
- Package:
- 16-UFBGA, CSPBGA
- Datasheet:
-
TCK322G,LF.pdf
- Description:
- IC PWR SWITCH N-CHAN 2:1 16WCSP
- Quantity:
- Payment:
- Shipping:
Inventory:4,039
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TCK322G,LF from Toshiba is a 36 V dual-input/single-output power multiplexer IC with over-voltage protection (OVLO = 15.0 V typ.), reverse current blocking, and auto/manual selection modes. It delivers 2.0 A DC output per channel with 98 mΩ typical ON resistance at 4.5 V input, and operates across 2.3–36 V input range-designed for battery charge path selection in portable electronics.
For engineers reviewing the TCK322G,LF datasheet, TCK322G,LF pinout, TCK322G,LF application, or TCK322G,LF equivalent, key selection considerations include its WCSP16C package footprint, break-before-make switching, thermal shutdown, and dual OVLO threshold configuration specific to the TCK322G variant.
Technical Context
The TCK322G,LF integrates two independent N-channel MOSFET switches (Q1, Q2) with dedicated OVLO/UVLO comparators per input rail (VINA/VINB), both set to 15.0 V rising OVLO threshold. Its control logic supports manual mode (CNT high, VSEL toggles between inputs) and auto-selection mode (CNT low, VINA prioritized), with FLAG output signaling over/under-voltage faults.
It features slew-rate-controlled gate drivers, inrush current reduction, and reverse current blocking active during switch-off states. Thermal shutdown triggers at junction temperature ≥150°C, and power dissipation is rated at 1.65 W on a 4-layer FR4 board (40 mm × 40 mm × 1.6 mm).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.3 V to 36 V - supports wide-range industrial and battery-powered systems including Li-ion (3.0–4.2 V) and 12/24 V rails. |
| ON Resistance (RON) | 98 mΩ typ. at VIN = 4.5 V, IOUT = −1.0 A - enables <100 mV conduction drop at 1 A, minimizing power loss and heat generation. |
| Over-Voltage Lockout (OVLO) | 15.0 V typ. (rising), 14.5 V typ. (falling) per input - protects downstream circuitry from transient overvoltage on either VINA or VINB. |
| Output Current Capability | 2.0 A DC per channel - sufficient for USB PD, PMIC input selection, or dual-battery backup systems. |
| Quiescent Current (ON) | 140 μA typ. - ensures minimal standby power draw when active, critical for always-on battery management. |
| Break-Before-Make Delay | 15 ms - prevents momentary short-circuit between inputs during switching, essential for safe power rail handover. |
| Thermal Shutdown Threshold | Junction temperature ≥150°C - provides fail-safe protection under overload or poor PCB thermal design. |
Pinout & Package
Package: WCSP16C (1.9 mm × 1.9 mm, 0.5 mm pitch, 0.5 mm typical thickness), bottom-side bump array, 3.9 mg typical weight.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | FLAG | Open-drain fault indicator - asserts low when VINA or VINB exceeds OVLO or falls below UVLO (2.9 V). |
| A2 | VSEL | Input selector control - high selects manual mode; internal 500 kΩ pull-up allows direct MCU GPIO connection without external resistor. |
| A3 | CNT | Mode control - low enables auto-selection (VINA priority); internal 500 kΩ pull-down simplifies interface. |
| A4 | GND | Power ground reference - must be connected to system ground plane with low-impedance path for thermal and noise performance. |
| B1/C1/D1 & B4/C4/D4 | VINA / VINB | Dual independent inputs - each with dedicated OVLO/UVLO comparators and reverse-blocking capability when off. |
| B2/C2/D2 & B3/C3/D3 | VOUT | Single shared output - routed to load; all six pins are internally paralleled to handle 2.0 A total current with reduced IR drop. |
Key Features
| Feature | Design Value |
|---|---|
| Auto-selection with VINA priority | Enables seamless fallback to primary input (e.g., adapter) when available, without software intervention. |
| Reverse current blocking (SW OFF) | Prevents backflow from VOUT to inactive input rail - eliminates need for external Schottky diodes in battery OR-ing. |
| Inrush current reducing circuit | Controls gate ramp rate to limit peak inrush into output capacitance, avoiding supply sag or reset events. |
| Break-before-make switching | Guarantees >15 ms isolation between inputs during mode transitions - prevents cross-conduction and bus contention. |
| Thermal shutdown with hysteresis | Shuts down at Tj ≥150°C and resumes only after cooldown - protects silicon integrity under sustained overload. |
Applications
| USB-C Power Delivery Selector | Smartphone Battery Charging Path |
|---|---|
Use Scenario: Dual-input USB-C PD source (e.g., wall adapter + power bank) feeding single-system PMIC input. IC Role / Device Role / Timing Role: Power multiplexer managing input priority and fault isolation between sources. Use Value: Enables automatic adapter preference while blocking reverse current from battery-backed source, eliminating diode losses and improving efficiency by >3% at 1.5 A. | Use Scenario: Simultaneous charging from AC adapter and wireless receiver in modern smartphones. IC Role / Device Role / Timing Role: Dual-input selector with OVLO/UVLO monitoring on both rails and thermal-aware load switching. Use Value: Prevents overvoltage damage from faulty chargers and ensures safe parallel charging via reverse-blocking, extending battery cycle life. |
| Industrial Portable Meter Power Management | Medical Handheld Diagnostic Device |
Use Scenario: Field meter powered by rechargeable Li-ion battery or external 12 V supply, requiring seamless switchover. IC Role / Device Role / Timing Role: High-voltage-capable power path controller with robust fault reporting via FLAG pin. Use Value: 36 V rating accommodates 24 V industrial supplies; 15 V OVLO prevents damage from induced transients in noisy environments. | Use Scenario: Battery-operated ultrasound or glucose monitor with optional AC adapter support and strict safety requirements. IC Role / Device Role / Timing Role: Isolated power rail selector with thermal shutdown and reverse-current blocking for patient-connected circuits. Use Value: WCSP16C package enables ultra-compact layout; FLAG signal integration supports real-time fault logging per IEC 62304 compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TCK321G,LF | OVLO threshold is 12.0 V (typ.) instead of 15.0 V; otherwise identical pinout, package, and functional spec. | Suitable where lower OVLO is required (e.g., 9 V nominal systems), but not drop-in for 15 V threshold designs. | Select TCK321G,LF only if system overvoltage protection must trigger at ≤12.5 V. |
| TPS2113APWR | Lower voltage rating (up to 5.5 V), no OVLO/UVLO, no FLAG output; 75 mΩ RON, SOT-23-6 package. | Limited to low-voltage consumer accessories; lacks fault reporting and high-voltage resilience. | Use only in sub-6 V applications where cost and size outweigh protection requirements. |
Compared with TCK322G,LF, TCK321G,LF offers identical functionality except for OVLO threshold, making it a direct variant choice; TPS2113APWR serves low-voltage use cases but omits critical protection features and cannot replace TCK322G,LF in 12–36 V systems.
Availability
TCK322G,LF is available at Aetrix Electronics and suitable for USB-C power delivery systems, smartphone battery charging architectures, and industrial portable meters requiring stable component supply with guaranteed long-term availability through 2026.
Supply support for TCK322G,LF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures high-reliability semiconductor solutions for automotive, industrial, and consumer applications, with emphasis on power management and analog ICs.
The TCK32xG series targets compact, high-efficiency power path selection in space-constrained portable electronics, integrating protection, control, and low-RON switching in a wafer-level CSP package.
FAQ
What is the over-voltage lockout threshold for TCK322G,LF?
The TCK322G,LF has a typical over-voltage lockout (OVLO) threshold of 15.0 V on both VINA and VINB inputs, with a falling threshold of approximately 14.5 V. This value is fixed per device variant and confirmed in the DC Characteristics table of the official Toshiba datasheet. The TCK322G,LF will disable the corresponding input channel if its voltage exceeds this threshold, protecting downstream circuitry.
Does TCK322G,LF support reverse current blocking in both input channels?
Yes, TCK322G,LF provides reverse current blocking for both VINA and VINB when their respective internal N-channel MOSFETs are turned off. This function is inherent to the switch architecture and does not require external components. The datasheet specifies reverse blocking current ≤0.1 μA (typ.) at VOUT = 5.0 V and VIN = 0 V, confirming effective isolation in the OFF state.
How does the auto-selection mode work on TCK322G,LF?
In auto-selection mode (CNT = low), the TCK322G,LF automatically selects VINA if it is within valid voltage range (2.9–15.0 V), otherwise defaults to VINB. If both are valid, VINA takes priority. The FLAG pin asserts low only if either input violates OVLO or UVLO thresholds. This behavior is defined in the Operation Logic Table and verified in the timing charts for auto mode.
What is the maximum continuous output current rating for TCK322G,LF?
The TCK322G,LF is rated for 2.0 A DC output current per channel, as specified in Absolute Maximum Ratings and DC Characteristics. This assumes proper PCB thermal design: mounting on a 4-layer FR4 board (40 mm × 40 mm × 1.6 mm) with adequate copper area. Derating is required above 85°C ambient or with higher input voltages to maintain junction temperature ≤150°C.
Is TCK322G,LF pin-compatible with TCK321G,LF?
Yes, TCK322G,LF and TCK321G,LF share identical pinout, package (WCSP16C), and electrical interface. The only functional difference is the OVLO threshold-15.0 V for TCK322G,LF versus 12.0 V for TCK321G,LF. No PCB layout change is needed when substituting between these two variants, though system-level OVLO validation is required post-replacement.
TCK322G,LF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Package/Case:
- 16-UFBGA, CSPBGA
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 2:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 2.3V ~ 36V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 2A
- Rds On (Typ):
- 98mOhm
- Input Type:
- -
- Features:
- Slew Rate Controlled, Status Flag
- Fault Protection:
- Over Temperature, Over Voltage, Reverse Current, UVLO
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WCSPC (1.9x1.9)
TCK322G,LF FAQ
1.How can I place an order for TCK322G,LF through Aetrix?
Please submit a Request for Quotation (RFQ) for TCK322G,LF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TCK322G,LF reliable?
The price and inventory of TCK322G,LF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TCK322G,LF is usually 5 days.
3.What payment methods are accepted for TCK322G,LF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TCK322G,LF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TCK322G,LF?
TCK322G,LF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TCK322G,LF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TCK322G,LF?
For technical support, including TCK322G,LF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TCK322G,LF requirements.
6.How does Aetrix verify that TCK322G,LF is sourced from the original manufacturer or authorized distributors?
All TCK322G,LF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TCK322G,LF meets industry standards.
7.What is the process for return or replacement of TCK322G,LF?
All TCK322G,LF units undergo pre-shipment inspection (PSI). If there is an issue with TCK322G,LF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TCK322G,LF part is unused and in its original packaging.
Return procedure for TCK322G,LF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TCK322G,LF Tags
-
TPS22919DCKR
Texas Instruments
-
MIC2091-1YM5-TR
Microchip Technology
-
MIC2090-1YM5-TR
Microchip Technology
-
TPS22995RZFR
Texas Instruments
-
TPS22975DSGR
Texas Instruments
-
SIP32510DT-T1-GE3
Vishay Siliconix
-
ULN2003D1013TR
STMicroelectronics
-
MIC2005A-1YM5-TR
Microchip Technology
-
MIC2005A-1YM6-TR
Microchip Technology
-
TPS22916BYFPR
Texas Instruments
-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
