Texas Instruments TCM129C13ADWR
- Part No.:
- TCM129C13ADWR
- Manufacturer:
- Texas Instruments
- Category:
- CODECS
- Package:
- -
- Datasheet:
-
TCM129C13ADWR.pdf
- Description:
- PCM CODEC, A/MU-LAW, 1-FUNC
- Quantity:
- Payment:

- Shipping:

Inventory:4,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TCM129C13ADWR from Texas Instruments is a single-chip PCM codec and filter IC designed for full-duplex voice telephone interface to TDM systems. It performs A/D and D/A conversion, transmit/receive filtering, µ-law coding, and supports variable (64 kHz–2.048 MHz) or fixed (1.536/1.544/2.048 MHz) data-rate timing. It operates from –40°C to 85°C and delivers <7 dBrnC0 C-message weighted transmit noise in telecom line interface applications.
For engineers reviewing the TCM129C13ADWR datasheet, TCM129C13ADWR pinout, TCM129C13ADWR application, or TCM129C13ADWR equivalent, key selection factors include its –40°C to 85°C industrial temperature rating, µ-law encoding support, integrated analog transmit/receive filters meeting CCITT G.712, and compatibility with T1 carrier and PABX line interface designs requiring low idle noise and precise gain tracking.
Technical Context
The TCM129C13ADWR integrates successive-approximation ADC, DAC, analog transmit/receive filters, and digital interface logic on one CMOS die. Its transmit path includes programmable gain control via GSR (±12 dB range), ANLG IN+/IN– differential input, and GSX operational amplifier output feeding the transmit filter. The receive path decodes PCM data into analog signals delivered differentially at PWRO+/PWRO– with internal voltage references and autozero circuitry eliminating external components.
It supports both fixed-data-rate (CLKR/CLKX-driven) and variable-data-rate (DCLKR/DCLKX-driven) operation, with frame sync (FSR/FSX) and time-slot enable (TSRE/TSXE) signals enabling TDM channel alignment. Clock selection (CLKSEL) configures master clock frequency (1.536/1.544/2.048 MHz), and SIGX/ASEL selects µ-law (default when tied to VCC/GND) or A-law coding.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Temperature | –40°C to 85°C - qualified for industrial telecom infrastructure environments |
| Encoding Standard | µ-law (default) - compliant with North American and Japanese PCM voice standards |
| Data Rate Modes | Fixed (1.536/1.544/2.048 MHz) or variable (64 kHz–2.048 MHz) - supports T1/E1 and custom TDM frame rates |
| Transmit Noise | 1–7 dBrnC0 (C-message weighted) - meets stringent telecom idle-channel noise requirements |
| Power Dissipation | 80 mW typical operating / 5 mW typical power-down - enables low-heat, energy-efficient line cards |
| Supply Voltages | VCC = +5 V ±5%, VBB = –5 V ±5% - dual-rail CMOS supply for analog/digital separation |
| Gain Tracking Error | ±0.25 dB (–40 to –10 dBm0 input) - ensures consistent signal level across dynamic range |
Pinout & Package
TCM129C13ADWR uses a 24-pin SOIC (DW) package with exposed thermal pad. Pin functions are validated per TI SCTS030E datasheet Rev. October 1996.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBB | Negative supply rail | –5 V reference for analog section; must be stable and low-noise |
| PWRO+, PWRO– | Differential analog output | Direct drive of transformer hybrids or high-Z loads; 300 Ω min load impedance |
| PDN | Power-down control input | TTL-high active; reduces ICC/IBB to ≤1 mA and PD to ≤10 mW |
| DCLKR, DCLKX | Variable-rate data clocks | Enable 64 kHz–2.048 MHz timing; DCLKR drives receive, DCLKX drives transmit |
| PCM IN, PCM OUT | Serial PCM data I/O | 8-bit µ-law words; PCM IN sampled on DCLKR/CLKR falling edges, PCM OUT driven on CLKX/DCLKX rising edges |
| FSR/TSRE, FSX/TSXE | Frame sync/time-slot enable | Aligns 8-bit PCM words to TDM frames; double-pulse signaling for channel-associated signaling |
| SIGX/ASEL | Law select / signaling bit input | µ-law selected when tied to VCC or GND; otherwise transmits 8th-bit signaling data |
| GSR | Transmit gain control | Analog voltage input setting 12 dB transmit gain range; referenced to PWRO– |
| ANLG IN–, ANLG IN+ | Differential analog input | High-Z (10 MΩ), low-offset (±25 mV) inputs for voice or tone signals |
| GSX | Transmit op-amp output | Uncommitted output driving transmit filter; open-loop gain >5000, unity-gain bandwidth 1 MHz |
Key Features
| Feature | Design Value |
|---|---|
| No external components for sample/hold/autozero | Reduces BOM count and PCB area; eliminates calibration drift in long-life telecom systems |
| Patented low-idle-noise transmit circuitry | Enables <7 dBrnC0 transmit noise - critical for meeting Telcordia GR-909 line card requirements |
| Integrated precision voltage references | Stabilizes ADC/DAC performance across temperature and supply variation without trimming |
| Loopback test capability (ANLG LOOP) | Supports automated production test and field diagnostics by routing PWRO+ to ANLG IN |
| 8th-bit signaling support | Enables CAS or CCS signaling in T1/E1 trunks without external logic or FPGA resources |
Applications
| Line Interface for T1 Carrier Systems | Subscriber Line Concentrator |
|---|---|
Use Scenario: Interfacing analog telephone lines to digital T1 multiplexers in central office switching equipment. IC Role / Device Role / Timing Role: Performs A/D conversion of voice, applies µ-law compression, filters transmit/receive paths, and synchronizes to 1.544 MHz T1 framing. Use Value: Eliminates discrete codec + filter + op-amp combinations, reducing component count by ≥7 parts per channel and improving inter-channel crosstalk (>75 dB). | Use Scenario: Aggregating multiple analog subscriber lines onto a shared digital backplane in remote DSLAM or ONU cabinets. IC Role / Device Role / Timing Role: Encodes/decodes voice at 64 kbps per channel with variable-rate timing aligned to system frame sync. Use Value: Enables 24-channel density in compact 1U line cards using SOIC packaging and low 80 mW power per device. |
| Digital Encryption System Interface | Digital Voice-Band Data Storage |
Use Scenario: Bridging analog secure voice terminals to encrypted digital transport in military or government comms gear. IC Role / Device Role / Timing Role: Provides clean analog-to-digital conversion prior to encryption and post-decryption D/A reconstruction with minimal added distortion. Use Value: Delivers >36 dB signal-to-distortion ratio across 300–3000 Hz, preserving intelligibility after cipher round-trip processing. | Use Scenario: Digitizing and storing voice messages in embedded voice mail or IVR systems with flash memory buffering. IC Role / Device Role / Timing Role: Converts analog speech to 8-bit µ-law PCM at 8 kHz sampling, directly interfacing to microcontroller UART or DMA peripherals. Use Value: On-chip filtering meets CCITT G.712 mask, ensuring stored audio retains fidelity without host-side DSP compensation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PCM codec and filter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TCM29C13ADWR | 0°C to 70°C rating; identical pinout and µ-law functionality | Not rated for industrial temperature range; unsuitable for outdoor or uncontrolled environment deployments | Select TCM129C13ADWR when ambient exceeds 70°C or requires extended reliability qualification |
| MC145506P | Single-ended analog I/O; no integrated transmit/receive filters; requires external anti-aliasing and reconstruction filters | Lacks integrated filtering - increases design complexity and board space vs. TCM129C13ADWR's single-chip solution | Choose only if legacy design reuse mandates MC145506 footprint or cost sensitivity outweighs integration benefits |
Compared with TCM29C13ADWR and MC145506P, TCM129C13ADWR uniquely combines industrial temperature operation, integrated µ-law codec + analog filters, and <7 dBrnC0 transmit noise - making it optimal for new T1 line card and concentrator designs where reliability and component count are critical.
Availability
TCM129C13ADWR is available at Aetrix Electronics and suitable for T1 carrier line interface, PABX subscriber concentrators, and digital encryption system interface requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for TCM129C13ADWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 50 years of innovation in communications ICs.
The TCM129C13ADWR belongs to TI's legacy PCM codec family, engineered specifically for telecom infrastructure applications demanding high-fidelity voice encoding, robust noise performance, and seamless integration into TDM-based switching and transmission systems.
FAQ
What is the operating temperature range of the TCM129C13ADWR?
The TCM129C13ADWR is characterized for operation from –40°C to +85°C. This industrial temperature range enables deployment in uncontrolled environments such as outdoor cabinets, central office line cards, and remote concentrators where ambient conditions exceed commercial-grade limits. The specification is verified per TI's SCTS030E datasheet and applies across all electrical parameters including gain tracking, noise, and distortion performance.
Does the TCM129C13ADWR support both µ-law and A-law encoding?
The TCM129C13ADWR supports µ-law encoding by default when SIGX/ASEL is tied to VCC or GND. A-law operation requires connecting SIGX/ASEL to VBB, but this configuration is not recommended for TCM129C13ADWR per TI documentation - the part is optimized for µ-law use in North American and Japanese T1/E1 systems. For A-law applications, TI specifies TCM129C17A instead.
How does the TCM129C13ADWR handle clocking in variable-data-rate mode?
In variable-data-rate mode, the TCM129C13ADWR uses DCLKR as the receive data clock and DCLKX as the transmit data clock, both accepting frequencies from 64 kHz to 2.048 MHz. Frame synchronization remains controlled by FSR/FSX, which must remain high during active time slots. The device automatically adapts sampling and conversion timing to the incoming clock edges without external configuration registers.
What is the significance of the ANLG LOOP pin on the TCM129C13ADWR?
The ANLG LOOP pin enables hardware loopback testing: when driven high, it internally connects PWRO+ to ANLG IN–, allowing the device to encode its own decoded output. This provides end-to-end functional verification of the codec path without external signal generators or analyzers - essential for automated test in manufacturing and field diagnostics of deployed TCM129C13ADWR-based line cards.
Can the TCM129C13ADWR replace the older TCM2910A/TCM2911A + TCM2912C combination?
Yes - the TCM129C13ADWR is explicitly designed as a drop-in replacement for the TCM2910A or TCM2911A used in tandem with TCM2912C. It consolidates all functions (codec, transmit/receive filtering, clock generation support) into a single chip, eliminating inter-device timing skew, reducing PCB layout complexity, and improving system-level SNR by removing analog signal routing between separate ICs.
TCM129C13ADWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- -
- Data Interface:
- -
- Resolution (Bits):
- -
- Number of ADCs / DACs:
- -
- Sigma Delta:
- -
- S/N Ratio, ADCs / DACs (db) Typ:
- -
- Dynamic Range, ADCs / DACs (db) Typ:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
TCM129C13ADWR FAQ
1.How can I place an order for TCM129C13ADWR through Aetrix?
Please submit a Request for Quotation (RFQ) for TCM129C13ADWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TCM129C13ADWR reliable?
The price and inventory of TCM129C13ADWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TCM129C13ADWR is usually 5 days.
3.What payment methods are accepted for TCM129C13ADWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TCM129C13ADWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TCM129C13ADWR?
TCM129C13ADWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TCM129C13ADWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TCM129C13ADWR?
For technical support, including TCM129C13ADWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TCM129C13ADWR requirements.
6.How does Aetrix verify that TCM129C13ADWR is sourced from the original manufacturer or authorized distributors?
All TCM129C13ADWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TCM129C13ADWR meets industry standards.
7.What is the process for return or replacement of TCM129C13ADWR?
All TCM129C13ADWR units undergo pre-shipment inspection (PSI). If there is an issue with TCM129C13ADWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TCM129C13ADWR part is unused and in its original packaging.
Return procedure for TCM129C13ADWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TCM129C13ADWR Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

