Texas Instruments TCM29C13DWR
- Part No.:
- TCM29C13DWR
- Manufacturer:
- Texas Instruments
- Category:
- CODECS
- Package:
- -
- Datasheet:
-
TCM29C13DWR.pdf
- Description:
- PCM CODEC, A/MU-LAW, 1-FUNC
- Quantity:
- Payment:

- Shipping:

Inventory:4,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TCM29C13DWR from Texas Instruments is a single-chip PCM codec and line filter for full-duplex voice telephony interfaces, supporting µ-law coding, 2.048 MHz fixed-data-rate operation, and 0°C to 70°C industrial temperature range. It integrates A/D and D/A conversion, transmit/receive filtering, and on-chip voltage references - requiring no external components for sample/hold or autozero functions. It serves in T1 carrier line interface and digital PABX systems.
For engineers reviewing the TCM29C13DWR datasheet, TCM29C13DWR pinout, TCM29C13DWR application, or TCM29C13DWR equivalent, key selection criteria include its 24-pin DW package, dual ±5 V supply operation, integrated analog front-end with 71 dB crosstalk attenuation, and direct replacement capability for Intel 2913 in legacy telecom designs.
Technical Context
The TCM29C13DWR implements a successive-approximation ADC and switched-capacitor DAC paired with analog band-pass filters optimized for 300–3400 Hz voiceband transmission. Its transmit section accepts differential analog input (ANLG IN±), processes via internal gain-setting network (GSR), and outputs filtered PCM data synchronized to CLKX/FSX timing.
Receive functionality decodes 8-bit µ-law PCM input (PCM IN) clocked by CLKR/FSR into analog output at PWRO±, with precision internal references ensuring ±0.08 dB gain stability over temperature and supply variation. Loopback test (ANLG LOOP) and 8th-bit signaling (SIGX/ASEL) support diagnostics and supervisory channel use.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Function | Single-chip PCM codec + analog line filter for full-duplex voice telephony |
| Coding Standard | µ-law only (SIGX/ASEL tied to VCC or GND) |
| Data Rate Mode | Fixed-rate (1.536/1.544/2.048 MHz) or variable-rate (64 kHz–2.048 MHz) |
| Supply Voltages | VCC = +5 V ±5%, VBB = –5 V ±5% - dual-rail CMOS operation |
| Power Consumption | 80 mW typical operating, 5 mW typical power-down mode |
| Operating Temperature | 0°C to 70°C (TCM29Cxx grade) |
| Crosstalk Attenuation | 71 dB (transmit-to-receive and receive-to-transmit, single-ended) |
Pinout & Package
TCM29C13DWR uses a 24-pin SOIC (DW) package with exposed thermal pad, pin-compatible with TCM29C14 and TCM129C13 variants. Pin numbering follows standard top-view orientation with Pin 1 at bottom-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VBB | Most negative supply | –5 V reference for analog section; all analog voltages referenced to ANLG GND |
| PWRO+ | Power amplifier noninverting output | Drives transformer hybrids directly; differential output with PWRO– |
| PWRO– | Power amplifier inverting output | Complementary to PWRO+; enables balanced line driving |
| PDN | Power-down control input | TTL high = active; TTL low = 5 mW standby mode |
| DCLKR | Receive data clock select | Connected to VBB → fixed-rate mode; otherwise → variable-rate receiver clock input |
| PCM IN | Digital receive input | 8-bit µ-law PCM data clocked in on negative CLKR/DCLKR edges |
| FSR/TSRE | Receive frame sync / time-slot enable | Double-pulse = signaling frame; single-pulse = nonsignaling frame (fixed-rate) |
| DGTL GND | Digital ground | Isolated from ANLG GND to prevent noise coupling between domains |
| VCC | Positive supply | +5 V for digital logic and reference circuits |
| GSX | Transmit op-amp output | Voice signal input to transmit filter; uncommitted output usable as buffer |
| ANLG IN– | Inverting analog input | Differential input to transmit amplifier; supports hybrid interface |
| ANLG GND | Analog ground return | Independent return for all voice-band analog circuitry |
| SIGR | Signaling bit output | Outputs 8th-bit LSB of most recent signaling-frame PCM word |
| TSX/DCLKX | Transmit time-slot strobe / data clock | Open-drain output (fixed-rate) or TTL-level input clock (variable-rate) |
| PCM OUT | Digital transmit output | 8-bit µ-law PCM clocked out on positive CLKX/DCLKX edges |
| FSX/TSXE | Transmit frame sync / time-slot enable | Enables transmit time slot; low for ≥300 ms enters standby |
| CLKR/CLKX | Master clock input/output | Internally connected; provides timing for both transmit and receive sections |
| GSR | Gain setting resistor input | Adjusts transmit output level over 12 dB range via external voltage |
| ANLG LOOP | Loopback test enable | High → connects PWRO+ internally to ANLG IN for self-test |
| SIGX/ASEL | A-law/µ-law select | VBB = A-law; VCC/GND = µ-law; unconnected = µ-law (TCM29C13 default) |
| ANLG IN+ | Noninverting analog input | Internally connected to ANLG GND - unused in TCM29C13 per datasheet |
| NC | No internal connection | Pin 12 is not bonded; must be left floating or grounded per layout best practice |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PCM codec + filter | Eliminates need for external anti-aliasing and reconstruction filters in voiceband systems |
| On-chip voltage references | Enables stable 0 dBm0 transmit/receive levels without external precision references |
| No external sample/hold components | Reduces BOM count and PCB area in space-constrained telecom line cards |
| Direct Intel 2913 replacement | Enables drop-in upgrade path for legacy T1/PABX equipment without layout changes |
| 8th-bit signaling support | Provides channel-associated signaling (CAS) capability for trunk supervision and call setup |
Applications
| Line Interface for T1 Carrier Systems | Subscriber Line Concentrators |
|---|---|
Use Scenario: Interfacing analog telephone lines to digital T1 multiplexers in central office switching systems. IC Role / Device Role / Timing Role: Performs A/D conversion of voice signals, applies transmit filtering, decodes incoming PCM, and drives analog line hybrids via PWRO± outputs. Use Value: Achieves CCITT G.711-compliant µ-law encoding with <±0.08 dB gain tracking error across temperature and supply variation. | Use Scenario: Aggregating multiple analog subscriber lines into a shared digital backplane in remote concentrator cabinets. IC Role / Device Role / Timing Role: Acts as the analog termination point for each line, handling echo cancellation prep, PCM framing, and clock recovery synchronization. Use Value: Delivers 71 dB transmit-to-receive crosstalk attenuation to prevent talker echo and ensure clear full-duplex operation. |
| Digital Encryption Systems | Digital Voice-Band Data Storage |
Use Scenario: Securing voice calls by inserting encrypted PCM streams between analog endpoints and digital transport networks. IC Role / Device Role / Timing Role: Provides clean, low-noise PCM I/O (PCM IN/OUT) synchronized to system clocks for seamless integration with encryption ASICs. Use Value: Offers C-message weighted transmit noise ≤15 dBrnC0 and psophometrically weighted receive noise ≤–79 dBm0p for high-fidelity encrypted audio. | Use Scenario: Capturing and replaying voiceband tones (DTMF, fax, modem) in embedded voice logging or IVR systems. IC Role / Device Role / Timing Role: Digitizes analog tones with precise 300–3400 Hz bandpass response and reconstructs them with minimal distortion. Use Value: Maintains >36 dB signal-to-distortion ratio across –30 to 0 dBm0 input range per CCITT G.712 Method 2. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PCM codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TCM129C13DWR | Extended temperature range (–40°C to 85°C); identical pinout and µ-law functionality | Required for outdoor cabinet or automotive-grade telecom infrastructure | Select when operating outside 0°C–70°C industrial range; otherwise TCM29C13DWR suffices |
| TCM29C14DWR | Supports both µ-law and A-law via SIGX/ASEL; adds ANLG LOOP and SIGR pins | Needed for international deployments requiring A-law compliance (e.g., European PSTN) | Choose only if A-law coding or enhanced loopback diagnostics are required |
Compared with TCM129C13DWR, the TCM29C13DWR offers lower cost and sufficient performance for commercial indoor telecom gear, while TCM29C14DWR adds flexibility at the expense of pin count and design complexity - neither is pin-compatible with TCM29C13DWR due to differing pin assignments for SIGR and ANLG LOOP.
Availability
TCM29C13DWR is available at Aetrix Electronics and suitable for T1 carrier line interface, digital PABX subsystems, and telecom encryption modules requiring stable component supply across extended production lifecycles.
Supply support for TCM29C13DWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies for industrial, automotive, and communications markets.
The TCM29C13DWR belongs to TI's legacy telecom codec family designed specifically for voiceband digitization in digital switching systems, emphasizing reliability, low power, and drop-in compatibility with Intel 2913-based infrastructure.
FAQ
What is the primary function of the TCM29C13DWR in a telecom system?
The TCM29C13DWR serves as a combined PCM codec and analog line filter that performs A/D and D/A conversion for voiceband signals, applies transmit/receive bandpass filtering (300–3400 Hz), and interfaces analog telephone lines to digital TDM networks. Its role in the TCM29C13DWR is to replace discrete encoder/decoder + filter combinations while maintaining CCITT G.711 µ-law compliance and enabling direct Intel 2913 replacement in legacy systems.
Does the TCM29C13DWR support A-law coding?
No, the TCM29C13DWR supports µ-law coding only. The SIGX/ASEL pin defaults to µ-law when tied to VCC or GND, and the device lacks internal A-law logic. For A-law capability, TI specifies TCM29C14DWR or TCM29C17DWR - the TCM29C13DWR datasheet explicitly states µ-law-only operation and does not list A-law in its feature table or electrical characteristics.
What are the supply voltage requirements for reliable operation of the TCM29C13DWR?
The TCM29C13DWR requires two supplies: VCC = +5 V ±5% and VBB = –5 V ±5%, both referenced to their respective ground planes (DGTL GND and ANLG GND). Operating outside these ranges risks exceeding absolute maximum ratings (–0.3 V to 15 V on any pin) and may cause latch-up or permanent damage. The TCM29C13DWR draws 80 mW typical in active mode and 5 mW in power-down mode under nominal conditions.
How does the TCM29C13DWR handle clocking in fixed versus variable data-rate modes?
In fixed-rate mode, the TCM29C13DWR uses CLKR and CLKX (internally connected) at 1.536/1.544/2.048 MHz, with DCLKR tied to VBB to select this mode. In variable-rate mode, DCLKR becomes the receiver data clock (64 kHz–2.048 MHz), and CLKSEL sets master clock frequency. Frame sync (FSR/FSX) remains essential in both modes, and the TCM29C13DWR maintains strict timing windows (e.g., td(FSR) = 100 ns to tc(CLK)–100 ns) to ensure PCM word alignment.
Can the TCM29C13DWR be used in new designs, or is it obsolete?
The TCM29C13DWR remains viable for new designs targeting legacy telecom infrastructure upgrades, especially where drop-in replacement of Intel 2913-based systems is required. Texas Instruments continues to list it in active production status with guaranteed long-term availability for industrial customers. While newer codecs offer higher integration, the TCM29C13DWR's proven reliability, documented performance, and backward compatibility make it suitable for maintenance and extension of existing T1/PABX platforms.
TCM29C13DWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- -
- Data Interface:
- -
- Resolution (Bits):
- -
- Number of ADCs / DACs:
- -
- Sigma Delta:
- -
- S/N Ratio, ADCs / DACs (db) Typ:
- -
- Dynamic Range, ADCs / DACs (db) Typ:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
TCM29C13DWR FAQ
1.How can I place an order for TCM29C13DWR through Aetrix?
Please submit a Request for Quotation (RFQ) for TCM29C13DWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TCM29C13DWR reliable?
The price and inventory of TCM29C13DWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TCM29C13DWR is usually 5 days.
3.What payment methods are accepted for TCM29C13DWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TCM29C13DWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TCM29C13DWR?
TCM29C13DWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TCM29C13DWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TCM29C13DWR?
For technical support, including TCM29C13DWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TCM29C13DWR requirements.
6.How does Aetrix verify that TCM29C13DWR is sourced from the original manufacturer or authorized distributors?
All TCM29C13DWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TCM29C13DWR meets industry standards.
7.What is the process for return or replacement of TCM29C13DWR?
All TCM29C13DWR units undergo pre-shipment inspection (PSI). If there is an issue with TCM29C13DWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TCM29C13DWR part is unused and in its original packaging.
Return procedure for TCM29C13DWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TCM29C13DWR Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

