Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Video Processing

Microchip Technology TDA4470-MFSY

Name: TDA4470-MFSY
Brand: Microchip Technology
SKU: TDA4470-MFSY
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TDA4470-MFSY

Manufacturer:: Microchip Technology

Category:: Video Processing

Package:: 28-LSSOP (0.173", 4.40mm Width)

Datasheet:: TDA4470-MFSY.pdf

Description:: IC SOUND PROC VIDEO-IF 28SSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,694

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TDA4470-MFSY from Atmel (now Microchip) is a multistandard bipolar video/sound IF signal processor IC for TV/VCR and multimedia systems. It performs synchronous VIF demodulation via FPLL carrier generation, supports B/G and L/L' TV standards, delivers 2 V_PP video output at pin 12, provides intercarrier FM/NICAM output at pin 24, and integrates alignment-free AFC and dual SIF inputs for stereo sound processing in broadcast receivers.

For engineers reviewing the TDA4470-MFSY datasheet, TDA4470-MFSY pinout, TDA4470-MFSY application, or TDA4470-MFSY equivalent, key selection criteria include its 5 V supply operation, 38.9 MHz picture carrier handling, ±1.5 MHz vision carrier capture range, 6–8 MHz video bandwidth, and support for parallel AM demodulation and QPS mixer operation in NICAM-L stereo mode.

Technical Context

The TDA4470-MFSY implements a Frequency-Phase-Locked Loop (FPLL) architecture with external LC-tuned VCO (38.9 MHz nominal), enabling true synchronous demodulation without alignment. Its dual SIF inputs (pins 1–2 and 27–28) feed independent amplifiers with selectable gain control, while the VCO phase shifter supplies both 0° and 90° carrier signals to the video demodulator and QPS mixer.

It integrates three AGC loops-VIF-AGC (pin 8), SIF-AGC (pin 5), and tuner AGC (pin 11)-with adjustable take-over point (pin 10) and polarity-switchable AFC (pin 19). The standard switch (pin 13) configures negative (B/G) or positive (L/L') modulation modes, automatically disabling AM output for B/G and enabling parallel AM+QPS for L'-NICAM stereo.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage	5 V nominal (4.5–6.0 V range); enables direct compatibility with standard TV system rails.
Vision Carrier Frequency	38.9 MHz; defines external LC VCO resonance requirement and sets intercarrier offset for FM/NICAM sound.
Video Output Level	2 V_PP at pin 12; matches standard video line driver input requirements and simplifies interface to downstream sync clamping or ADC stages.
Video Bandwidth	6–8 MHz (–3 dB); preserves full PAL/SECAM luminance detail and supports composite video fidelity up to 5.5 MHz.
VIF Capture Range	±1.5 MHz (typ.); ensures reliable FPLL lock under tuner drift or temperature-induced VCO variation without manual alignment.
SIF Input Sensitivity	80–120 µV_RMS; allows direct connection to SAW filter outputs without pre-amplification in cost-sensitive receiver designs.
AFC Output Slope	0.7 µA/kHz; provides linear current-mode AFC feedback compatible with standard coil tuning circuits and external integrators.

Pinout & Package

Package: SSO28 (Shrink Small Outline, 28-pin), Pb-free, RoHS-compliant, 9.10 × 6.6 mm body size, 0.65 mm pitch.

Pin/Terminal	Circuit Role	Design Meaning
6–7	VIF differential input	Accepts symmetrical VIF signal from SAW filter; high-impedance input (1.2 kΩ) minimizes loading on front-end filtering.
12	Video output	6 dB gain buffer delivering 2 V_PP composite video; includes noise clipping and DC level shift for B/G and L standards.
20–21	VCO terminals	Drive external LC tank (e.g., TOKO 7KM coil + 8.2–10 pF); oscillator voltage ≥100 mV_RMS required for stable FPLL lock.
22	AFC output	Current-source AFC signal (0.7 µA/kHz slope); zero-current at center frequency enables alignment-free VCO tuning.
24	Intercarrier output	Gain-controlled FM/NICAM intercarrier signal (180–350 mV_RMS); necessary for digital sound processing stages requiring stable amplitude.
25	AF output (AM sound)	AM demodulated audio output (400–630 mV_RMS, THD ≤2%); disabled automatically in B/G mode via standard switch (pin 13).
13	Standard switch	Logic-selects modulation mode: >2 V = B/G (negative), <0.8 V = L/L' (positive); enables automatic path reconfiguration including AM/QPS parallel operation.
14	L' switch	Enables VCO frequency shift for L' standard (38.9 MHz → adjusted value); active only when standard switch selects L mode.

Key Features

Feature	Design Value
FPLL-based carrier regeneration	Eliminates crystal reference and manual VCO alignment; achieves synchronous demodulation with <5% differential gain error and <5° differential phase error.
Dual independent SIF inputs	Supports two SAW filters (e.g., AM and FM/NICAM) with >40 dB cross-talk attenuation; selected via pin 3 voltage without external switches.
Alignment-free AFC	Zero-current AFC output at center frequency (pin 22); eliminates need for external reference oscillator or trimmer capacitors in production calibration.
Parallel AM + QPS operation	Enables simultaneous analog mono AM sound and NICAM-L stereo via shared VCO quadrature signal; required for legacy-compatible digital TV receivers.
Integrated VIF/SIF AGC with take-over control	Tuner AGC activation threshold set by external resistor at pin 10; prevents premature gain reduction during weak-signal acquisition while maintaining strong-signal stability.

Applications

TV Broadcast Receiver	VCR Playback System
Use Scenario: PAL/SECAM/B/G and L/L' multistandard analog TV set receiving terrestrial or cable broadcast signals. IC Role / Device Role / Timing Role: Primary VIF/SIF signal processor performing synchronous video demodulation, FM/NICAM intercarrier conversion, and multi-standard AGC management. Use Value: Delivers 56–60 dB weighted video SNR and <2% THD AF output without factory alignment, reducing manufacturing test time and calibration cost.	Use Scenario: VCR-integrated TV system switching between broadcast and tape playback sources. IC Role / Device Role / Timing Role: IF processor disabled in VCR mode (via pin 6/7 control) to prevent interference; maintains clean video path from external baseband source. Use Value: Pin-controlled IF shutdown avoids need for external muting circuitry; internal DC bias at pins 12/24/25 ensures stable blanking during source transition.
NICAM Stereo Decoder	Legacy Analog Set-Top Box
Use Scenario: Dual-standard receiver supporting both analog mono AM sound and digital NICAM-L stereo. IC Role / Device Role / Timing Role: Simultaneous AM demodulator and Quasi Parallel Sound (QPS) mixer using regenerated VCO quadrature signal. Use Value: Enables backward-compatible audio output while delivering 60 dB FM SNR for NICAM-no additional PLL or mixer IC required.	Use Scenario: Cost-optimized analog STB for emerging markets with mixed B/G and L broadcast infrastructure. IC Role / Device Role / Timing Role: Single-chip IF solution handling all video and sound IF processing, including tuner AGC, VIF-AGC, and SIF-AGC loops. Use Value: Reduces BOM count by integrating three AGC paths, dual SIF inputs, and standard-switch logic-eliminating 4–6 discrete support components.

TV Broadcast Receiver

VCR Playback System

Use Scenario: PAL/SECAM/B/G and L/L' multistandard analog TV set receiving terrestrial or cable broadcast signals.

IC Role / Device Role / Timing Role: Primary VIF/SIF signal processor performing synchronous video demodulation, FM/NICAM intercarrier conversion, and multi-standard AGC management.

Use Value: Delivers 56–60 dB weighted video SNR and <2% THD AF output without factory alignment, reducing manufacturing test time and calibration cost.

Use Scenario: VCR-integrated TV system switching between broadcast and tape playback sources.

IC Role / Device Role / Timing Role: IF processor disabled in VCR mode (via pin 6/7 control) to prevent interference; maintains clean video path from external baseband source.

Use Value: Pin-controlled IF shutdown avoids need for external muting circuitry; internal DC bias at pins 12/24/25 ensures stable blanking during source transition.

NICAM Stereo Decoder

Legacy Analog Set-Top Box

Use Scenario: Dual-standard receiver supporting both analog mono AM sound and digital NICAM-L stereo.

IC Role / Device Role / Timing Role: Simultaneous AM demodulator and Quasi Parallel Sound (QPS) mixer using regenerated VCO quadrature signal.

Use Value: Enables backward-compatible audio output while delivering 60 dB FM SNR for NICAM-no additional PLL or mixer IC required.

Use Scenario: Cost-optimized analog STB for emerging markets with mixed B/G and L broadcast infrastructure.

IC Role / Device Role / Timing Role: Single-chip IF solution handling all video and sound IF processing, including tuner AGC, VIF-AGC, and SIF-AGC loops.

Use Value: Reduces BOM count by integrating three AGC paths, dual SIF inputs, and standard-switch logic-eliminating 4–6 discrete support components.

Equivalent & Alternatives

The following parts are listed as comparable options for similar multistandard IF processor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TDA4471-MFSY	Same pinout and function; differs only in factory-programmed default standard mode (TDA4471 defaults to L mode, TDA4470 defaults to B/G mode).	Requires no hardware change but may need firmware adjustment of pin 13 logic level if migrating from B/G-first to L-first boot behavior.	Select TDA4471-MFSY when L/L' standard is primary target and automatic B/G disable is not required at power-up.
LA76818	CMOS process, 3.3 V compatible, integrated microcontroller interface; lacks L' switch and has different SIF input structure (single-ended vs. symmetrical).	Not suitable for legacy SSO28 PCBs; requires redesign of SIF input matching, AGC timing, and VCO tank network.	Choose LA76818 only for new designs targeting lower power and digital control integration-not as drop-in replacement.

Compared with TDA4471-MFSY, the TDA4470-MFSY offers guaranteed B/G-first startup behavior ideal for European broadcast markets, while LA76818 trades pin compatibility for modern CMOS efficiency and MCU co-processing-making TDA4470-MFSY the optimal choice for alignment-free analog TV receiver refurbishment and cost-sensitive multistandard production.

Availability

TDA4470-MFSY is available at Aetrix Electronics and suitable for TV broadcast receivers, VCR playback systems, NICAM stereo decoders, and legacy analog set-top boxes requiring stable component supply across extended product lifecycles.

Supply support for TDA4470-MFSY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Atmel Corporation (acquired by Microchip Technology in 2016) designed high-reliability analog and mixed-signal ICs for consumer electronics, industrial control, and communications systems.

The TDA4470-MFSY belongs to Atmel's TV/VCR analog signal processing product line, engineered specifically for multistandard broadcast receiver applications requiring alignment-free IF demodulation, robust AGC performance, and seamless analog/digital audio coexistence.

FAQ

What is the primary function of the TDA4470-MFSY in a TV receiver design?

The TDA4470-MFSY serves as the core multistandard video and sound IF processor in analog TV and VCR systems. It performs synchronous VIF demodulation using an internal FPLL, processes FM/NICAM sound IF signals via a quasi-parallel mixer, manages three independent AGC loops (VIF, SIF, tuner), and supports B/G and L/L' standards through hardware-configurable pins. Its alignment-free architecture eliminates manual VCO tuning, making it ideal for high-volume TV manufacturing where calibration time directly impacts cost.

Does the TDA4470-MFSY require external crystals or reference oscillators for carrier regeneration?

No, the TDA4470-MFSY does not require external crystals or reference oscillators. It uses an internal Frequency-Phase-Locked Loop (FPLL) with an external LC-tuned VCO (e.g., TOKO 7KM coil + 8.2–10 pF capacitor) operating at 38.9 MHz to regenerate the picture carrier. The FPLL locks to the incoming VIF signal, enabling true synchronous demodulation without alignment-this is confirmed in Section 2.3 and Figure 1-1 of the datasheet.

How does the TDA4470-MFSY handle dual-standard operation between B/G and L/L' TV systems?

The TDA4470-MFSY handles dual-standard operation via the standard switch input at pin 13: applying >2.0 V selects B/G (negative modulation), while <0.8 V selects L/L' (positive modulation). In B/G mode, the AM sound output (pin 25) is automatically disabled; in L/L' mode, both AM demodulation and QPS mixing activate in parallel for NICAM-L stereo. This hardware-driven configuration avoids software dependency and ensures deterministic behavior at power-up.

What is the purpose of the AFC output at pin 22, and how is it used in practice?

The AFC output at pin 22 delivers a current-source signal (0.7 µA/kHz slope) proportional to VCO frequency deviation from center. In practice, this current charges/discharges an external loop filter capacitor (pin 18) to generate a correction voltage for the VCO varicaps-enabling closed-loop frequency stabilization. Because the AFC current is zero at exact center frequency, no external reference is needed, allowing fully alignment-free VCO tuning during production and field service.

Can the TDA4470-MFSY be used in VCR-only mode, and how is that configured?

Yes, the TDA4470-MFSY supports VCR-only mode. Applying a switching voltage ≥4.0 V to either VIF input pin (6 or 7) disables the entire IF signal path-including VIF amplifier, FPLL, demodulators, and SIF stages. In this state, output pins 12 (video), 24 (intercarrier), and 25 (AF) settle to internal DC bias levels, ensuring clean blanking and preventing interference when an external baseband video source is selected-details are specified in Section 2.11 and Table 7.

TDA4470-MFSY Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 28-LSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Function:: Processor

Applications:: Professional Video

Standards:: -

Control Interface:: -

Voltage - Supply:: 4.5V ~ 5.5V

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 28-SSO

TDA4470-MFSY FAQ

1.How can I place an order for TDA4470-MFSY through Aetrix?

Please submit a Request for Quotation (RFQ) for TDA4470-MFSY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TDA4470-MFSY reliable?

The price and inventory of TDA4470-MFSY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TDA4470-MFSY is usually 5 days.

3.What payment methods are accepted for TDA4470-MFSY?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TDA4470-MFSY transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TDA4470-MFSY?

TDA4470-MFSY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TDA4470-MFSY order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TDA4470-MFSY?

For technical support, including TDA4470-MFSY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TDA4470-MFSY requirements.

6.How does Aetrix verify that TDA4470-MFSY is sourced from the original manufacturer or authorized distributors?

All TDA4470-MFSY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TDA4470-MFSY meets industry standards.

7.What is the process for return or replacement of TDA4470-MFSY?

All TDA4470-MFSY units undergo pre-shipment inspection (PSI). If there is an issue with TDA4470-MFSY, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TDA4470-MFSY part is unused and in its original packaging.

Return procedure for TDA4470-MFSY:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…