My Inquiry
My Account
STMicroelectronics TDA7467D
- Part No.:
- TDA7467D
- Manufacturer:
- STMicroelectronics
- Category:
- Audio Special Purpose
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
TDA7467D.pdf
- Description:
- IC AUDIO SIGNAL PROCESSOR 28SO
- Quantity:
- Payment:
- Shipping:
Inventory:3,040
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TDA7467D from STMicroelectronics is a programmable stereo audio matrix IC implementing SRS (Sound Retrieval System) 3D audio processing for mono and stereo sources. It provides 0.5 dB input attenuation control, ±31.5 dB SRS center/space adjustment, mute function (>100 dB attenuation), and I²C bus interface. Used in consumer audio systems requiring spatial enhancement without external DSP.
For engineers reviewing the TDA7467D datasheet, TDA7467D pinout, TDA7467D application, or TDA7467D equivalent, key selection criteria include SRS licensing compliance, bipolar/CMOS/DMOS process benefits (low THD <0.1%, SNR 106 dB), DIP28/SO28 package compatibility, and I²C register-mapped control of mono/stereo 3D modes.
Technical Context
The TDA7467D integrates analog SRS matrix circuitry-including dual phase shifters (PS1/PS2), HPF/LPF networks (HP1–HP6, LP1–LP2), and resistor ladder-based gain control-configured via I²C subaddress registers. All signal paths operate at DC-coupled line level with fixed 30 Ω output impedance and 2 Vrms clipping threshold.
It implements two distinct SRS operating modes: MONO 3D (SRS Labs licensed mono-to-spatial upmix) and STEREO 3D (stereo widening), both selectable via bit-controlled MODE register. Control resolution is 0.5 dB for input attenuation and 1 dB for center/space parameters, with hardware reset on power-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 7–10.2 V - Supports standard 9 V audio rails; operation outside this range risks latch-up or undefined SRS behavior. |
| Total Harmonic Distortion | 0.01–0.1 % @ 1 kHz, 1 Vrms - Confirmed low-distortion analog signal path enabled by bipolar/CMOS/DMOS process. |
| Signal-to-Noise Ratio | 106 dB @ 1 Vrms output, effect OFF - High dynamic range achieved via precision op-amp topology and CREF reference stabilization. |
| Channel Separation | 90 dB @ 1 kHz - Ensures minimal crosstalk between L/R paths during SRS matrix mixing and spatial processing. |
| Mute Attenuation | 100 dB - Full analog signal blocking; no residual leakage in mute state, critical for noise-sensitive audio front-ends. |
| I²C Address Options | 0x80 (ADDR floating) or 0x82 (ADDR to VS) - Enables multi-device bus configuration without address conflict in system-level audio subsystems. |
| Input Resistance | 37.5–62.5 kΩ - Matches standard line-level source impedances (e.g., DAC outputs, preamp stages) without loading. |
Pinout & Package
Available in DIP28 (through-hole) and SO28 (surface-mount) packages per JEDEC MS-012 and MO-153 standards. Pin functions are identical across both variants.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (ADDR) | I²C address select | Logic high = 0x82 address; floating = 0x80 - enables dual-device I²C bus sharing on same lines. |
| 2 (SDA) | I²C data line | Bidirectional open-drain bus line; requires external pull-up to VS for ACK/NACK signaling. |
| 3 (AGND) | Analog ground reference | Separate ground plane required; must be star-connected to avoid coupling digital noise into audio paths. |
| 4–9 (PS1–PS6) | Phase shifter network terminals | Connect external capacitors (e.g., 100 nF, 2.2 nF, 27 nF) to configure SRS 3D frequency-dependent phase response. |
| 15–16 (HP1–HP2) | High-pass filter inputs | Feed left/right channel signals into SRS matrix; internal 0.1 µF AC coupling sets 20 Hz high-pass corner. |
| 17 (VREFOUT) | Reference voltage output | Stable 3.8 V DC reference for biasing internal op-amps; requires 15 nF decoupling capacitor to GND. |
| 18–20 (HP3–HP4) | SRS matrix outputs | Drive downstream amplifiers; each has 30 Ω output impedance and supports 2 Vrms max swing into 10 kΩ load. |
| 21–22 (HP5–HP6) | Additional SRS matrix outputs | Provide extended spatial channels (e.g., rear/surround); share same DC level and bandwidth as HP1–HP4. |
| 23–24 (LP1–LP2) | Low-pass filter outputs | Deliver bass-managed signals; 1 µF/0.1 µF RC network sets 20 kHz low-pass roll-off for subwoofer routing. |
| 25–28 (LIN, RIN, LOUT, ROUT) | Main audio I/O | Line-level differential-capable inputs (600 Ω source compatible); outputs drive 10 kΩ loads with <3 mV DC offset. |
Key Features
| Feature | Design Value |
|---|---|
| SRS 3D Mono Mode | Converts mono input to perceptually spatial output using licensed SRS Labs algorithm; requires no external DSP core. |
| Programmable Input Attenuation | 31.5 dB range in 0.5 dB steps via I²C - enables precise headroom management before SRS matrix to prevent clipping. |
| Dual SRS Control Axes | Independent 31 dB center/space attenuation (1 dB steps) - allows real-time tuning of perceived soundstage width and focus. |
| Hardware Mute Function | 100 dB analog signal suppression with zero DC step error (<3 mV) - eliminates pop/click during mode transitions. |
| Integrated Reference Generator | VREFOUT delivers stable 3.8 V for internal biasing; eliminates need for external voltage reference IC in compact designs. |
Applications
| Home Theater Receivers | Automotive Audio Systems |
|---|---|
|
Use Scenario: Mid-tier AV receivers adding SRS 3D spatial enhancement to legacy stereo content without discrete DSP. IC Role / Device Role / Timing Role: Analog audio matrix processor handling L/R line-in, generating 6-channel SRS output (HP1–HP6, LP1–LP2) synchronized to I²C command timing. Use Value: Delivers perceptible soundstage expansion using only passive external components (capacitors/resistors), reducing BOM cost vs. full digital solution. |
Use Scenario: OEM infotainment head units requiring mono-to-stereo upmix for hands-free call audio and navigation prompts. IC Role / Device Role / Timing Role: Real-time SRS mono 3D processor; accepts mono LIN input, outputs widened stereo via LOUT/ROUT with <10 µs latency. Use Value: Improves voice clarity and localization in cabin environments using factory-tuned PS1–PS6 capacitor values per vehicle acoustics. |
| Portable Media Players | Set-Top Box Audio Processors |
|
Use Scenario: High-fidelity portable players supporting SRS-enhanced headphone playback from MP3/AAC sources. IC Role / Device Role / Timing Role: Low-noise audio matrix with 106 dB SNR; operates from single 9 V supply; I²C controlled by ARM Cortex-M0 host. Use Value: Enables immersive headphone listening via analog SRS without increasing power consumption or thermal load over standard DAC+amp solutions. |
Use Scenario: Digital broadcast receivers needing stereo widening for legacy SDTV audio feeds delivered over HDMI or SPDIF. IC Role / Device Role / Timing Role: I²C-configurable SRS stereo 3D processor; accepts SPDIF-to-analog converted L/R, outputs enhanced stereo to TV speakers. Use Value: Adds spatial dimension to compressed broadcast audio using fixed 1 dB center/space resolution-no firmware update required. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SRS audio matrix applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TDA7466D | Pre-SRS predecessor; lacks mono 3D mode, no PS5/PS6 pins, 1 dB input step only. | Supports basic stereo widening only; cannot replace TDA7467D in mono-source upmix use cases. | Select only if SRS licensing is not required and design targets legacy stereo enhancement only. |
| CS4361-CZZ | Digital audio DAC with integrated SRS processing; requires I²S input, no analog matrix or external PS networks. | Replaces entire analog signal chain; needs FPGA or microcontroller for I²S generation and SRS parameter mapping. | Choose when migrating to all-digital audio path and accepting higher component count and layout complexity. |
Compared with TDA7467D, TDA7466D omits mono 3D capability and fine-grained 0.5 dB control, while CS4361-CZZ shifts processing to digital domain-requiring redesign of clocking, data interface, and power domains rather than drop-in analog substitution.
Availability
TDA7467D is available at Aetrix Electronics and suitable for home theater receivers, automotive infotainment systems, and portable media players requiring stable component supply and long-lifecycle support for analog SRS audio enhancement.
Supply support for TDA7467D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in analog, mixed-signal, and power ICs for industrial, automotive, and consumer markets.
The TDA7467D belongs to ST's legacy audio matrix product line, designed specifically to deliver licensed SRS 3D spatial audio enhancement using fully analog signal paths and minimal external components.
FAQ
What is the function of the PS1–PS6 pins on the TDA7467D?
The PS1–PS6 pins connect to external capacitors that configure the frequency-dependent phase shift networks essential for SRS 3D processing. PS1/PS2 set the primary stereo widening band; PS3–PS6 tune mono-to-spatial upmix response. Values (e.g., 100 nF, 2.2 nF) are specified in the datasheet block diagram and must match ST's recommended values for certified SRS performance.
Does the TDA7467D require an external microcontroller to operate?
Yes-the TDA7467D has no autonomous operation mode. All functions (input attenuation, SRS mode selection, center/space control, mute) are configured exclusively via I²C commands. A host microcontroller must initialize registers at power-up and update them dynamically during audio playback based on user or system control inputs.
Can the TDA7467D be used without SRS licensing?
No-the device incorporates SRS technology under license from SRS Labs, Inc. Use of SRS 3D modes (MONO 3D, STEREO 3D) requires adherence to the SRS Labs licensing agreement. Non-SRS applications (e.g., basic attenuation/mute) remain functional but forfeit spatial enhancement features and associated marketing claims.
What is the maximum allowable supply voltage ripple for stable TDA7467D operation?
The TDA7467D specifies 60–80 dB supply ripple rejection (SVR) at audio frequencies. To maintain THD <0.1% and prevent audible hum, supply ripple must be ≤10 mVpp at 100 Hz–10 kHz. This requires ≥100 µF bulk capacitance plus 1 µF ceramic decoupling at VS pin, placed within 5 mm of the IC.
TDA7467D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- SRS
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Audio Signal Processor
- Applications:
- Signal Mixing
- Number of Channels:
- 2
- Interface:
- I2C
- Voltage - Supply:
- 7V ~ 10.2V
- Operating Temperature:
- -10°C ~ 85°C (TA)
- Specifications:
- Audio Matrix
- Mounting Type:
- Surface Mount
- Grade:
- -
TDA7467D FAQ
1.How can I place an order for TDA7467D through Aetrix?
Please submit a Request for Quotation (RFQ) for TDA7467D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TDA7467D reliable?
The price and inventory of TDA7467D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TDA7467D is usually 5 days.
3.What payment methods are accepted for TDA7467D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TDA7467D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TDA7467D?
TDA7467D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TDA7467D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TDA7467D?
For technical support, including TDA7467D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TDA7467D requirements.
6.How does Aetrix verify that TDA7467D is sourced from the original manufacturer or authorized distributors?
All TDA7467D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TDA7467D meets industry standards.
7.What is the process for return or replacement of TDA7467D?
All TDA7467D units undergo pre-shipment inspection (PSI). If there is an issue with TDA7467D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TDA7467D part is unused and in its original packaging.
Return procedure for TDA7467D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TDA7467D Tags
-
SA571DR2G
onsemi
-
ADAU7002ACBZ-R7
Analog Devices Inc.
-
DRV135UA/2K5
Texas Instruments
-
DRV134UA/1K
Texas Instruments
-
DRV134PA
Texas Instruments
-
DRV134UA
Texas Instruments
-
DRV135UA
Texas Instruments
-
SA572DR2G
onsemi
-
PGA2311U/1K
Texas Instruments
-
SI8244BB-D-IS1R
Skyworks Solutions Inc.
-
CS8416K-CZZR
Cirrus Logic Inc.
-
SRC4392IPFBR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
