Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Interface > Specialized

NXP Semiconductors TDA8004AT/C1,118

Name: TDA8004AT/C1,118
Brand: NXP Semiconductors
SKU: TDA8004AT/C1,118
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TDA8004AT/C1,118

Manufacturer:: NXP Semiconductors

Category:: Specialized

Package:: 28-SOIC (0.295", 7.50mm Width)

Datasheet:: TDA8004AT/C1,118.pdf

Description:: IC INTERFACE SPECIALIZED 28SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,436

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TDA8004AT/C1,118 from NXP Semiconductors (formerly Philips) is a complete analog smart card interface IC supporting 3 V or 5 V ISO/IEC 7816-3 compliant cards. It integrates step-up conversion, VCC regulation (±5 %), thermal/short-circuit protection, and 26 MHz crystal oscillator, requiring only minimal external components between microcontroller and card. Used in banking card readers for secure power sequencing and fault-safe activation.

For engineers reviewing the TDA8004AT/C1,118 datasheet, TDA8004AT/C1,118 pinout, TDA8004AT/C1,118 application, or TDA8004AT/C1,118 equivalent, this page delivers verified specifications including VCC regulation accuracy, CLK frequency division (1×–8×), 3 protected I/O lines (C4/C7/C8), integrated 26 MHz oscillator, and ISO 7816/GSM11.11/EMV compliance - all critical for secure embedded card reader design.

Technical Context

The TDA8004AT/C1,118 implements a dual-supply architecture: VDD (2.7–6.5 V) powers logic and microcontroller interfaces, while VDDP (4.5–6.5 V) feeds an internal voltage doubler generating regulated VCC (3 V or 5 V ±5 %). Its sequencer enforces strict ISO 7816 timing: activation completes in ≤220 µs, deactivation in 60–100 µs, with synchronous clock frequency changes via CLKDIV1/CLKDIV2 control pins.

It features three bidirectional, thermally protected I/O buffers (I/O, AUX1, AUX2) referenced to VCC, each with 10 kΩ internal pull-up and active pull-up capability delivering >1 mA up to 0.9VCC on 80 pF loads. The 26 MHz integrated crystal oscillator supports programmable card clock outputs (0–20 MHz) with guaranteed 45–55 % duty cycle except at fXTAL, where duty depends on XTAL1 input quality.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Output Accuracy	±5 % over load (0–65 mA DC) and ripple (<350 mV_p-p, 20 kHz–200 MHz), enabling stable card power per ISO 7816-3
Card Clock Frequency	0–20 MHz, selectable via CLKDIV1/CLKDIV2 (1×, 2×, 4×, 8× division of 2–26 MHz XTAL), with synchronous transitions
Supply Voltage Range	VDD: 2.7–6.5 V; VDDP: 4.5–6.5 V - supports mixed-voltage system integration without level shifters
I/O Line Protection	Thermal shutdown at 135 °C and short-circuit detection (~90 mA overload threshold) on all card contacts (C1–C8)
ESD Robustness	±6 kV HBM on card-side pins (I/O, RST, CLK, AUX1/AUX2, PRES/PRES), exceeding ISO 7816-3 ESD requirements
Activation/Deactivation	t_act ≤ 220 µs; t_de = 60–100 µs - meets EMV and GSM11.11 timing for secure transaction handshaking
Operating Temperature	−25 °C to +85 °C ambient - qualified for industrial and payment terminal environments

Pinout & Package

Package: SO28 (plastic small outline, 28 leads, body width 7.5 mm, SOT136-1).

Pin/Terminal	Circuit Role	Design Meaning
1, 2 (CLKDIV1, CLKDIV2)	Frequency selection inputs	Configure card clock output as f_XTAL, ½f_XTAL, ¼f_XTAL, or ⅛f_XTAL - enables dynamic clock scaling during ATR negotiation
3 (5V/3V)	VCC selection control	HIGH selects 5 V ±5 % VCC; LOW selects 3 V ±5 % VCC - matches card voltage class without external switching
11–13 (I/O, AUX1, AUX2)	Card data/bidirectional I/O	ISO 7816 C7/C4/C8 lines with internal 10 kΩ pull-up to VCC and active pull-up for fast LOW→HIGH transitions
15 (CLK), 16 (RST), 17 (VCC)	Card clock, reset, supply	Direct drive of ISO 7816 C3, C2, C1 contacts; VCC buffered with 65 mA continuous capability and filtered overload detection
20 (RSTIN), 19 (CMDVCC)	Microcontroller control inputs	RSTIN (active HIGH) controls RST timing; CMDVCC (active LOW) initiates full activation/deactivation sequence
23 (OFF)	Fault interrupt output	Open-drain NMOS output (20 kΩ internal pull-up to VDD) asserts LOW on card removal, VCC short, or overheating - enables real-time fault response

Key Features

Feature	Design Value
Integrated 26 MHz crystal oscillator	Eliminates need for external clock source; supports crystal or external clock input on XTAL1/XTAL2
Synchronous clock frequency division	Guarantees no pulse distortion during CLK rate changes - essential for EMV-compliant ATR timing
Three protected half-duplex I/O buffers	Each provides 10 kΩ pull-up + active pull-up (>1 mA @ 0.9VCC), enabling reliable 1 MHz data exchange on C4/C7/C8
Automatic activation/deactivation sequencing	Fully hardware-controlled sequence (t_act ≤220 µs, t_de =60–100 µs) triggered by CMDVCC, removing software timing burden
VCC regulation with overload filtering	Delivers 65 mA continuously; detects ~90 mA faults but ignores transient spikes ≤200 mA/400 ns - prevents false deactivations
ISO 7816, GSM11.11 & EMV compliance	Built-in timing, voltage, and protection alignment with payment, telecom, and ID card standards - reduces certification effort

Applications

Banking Card Reader	EMV Payment Terminal
Use Scenario: Secure contact-based transaction in ATM or point-of-sale terminals. IC Role / Device Role / Timing Role: Smart card analog interface managing VCC ramp, CLK/RST timing, and I/O buffering per ISO 7816-3. Use Value: Guarantees <220 µs activation and <100 µs deactivation, meeting EMV Level 1 timing requirements for ATR and card removal.	Use Scenario: Dual-interface (contact + contactless) payment device with secure element communication. IC Role / Device Role / Timing Role: Provides isolated, protected 3 V/5 V card power and synchronized clock generation for secure chip authentication. Use Value: ±5 % VCC regulation and ±6 kV card-side ESD ensure robust operation in uncontrolled retail environments.
Secure ID Authentication	Pay-TV Conditional Access
Use Scenario: Government-issued eID or corporate access badge reader. IC Role / Device Role / Timing Role: Interfaces ISO 7816-compliant identity cards with host MCU, handling presence detection (PRES/PRES) and fault signaling (OFF). Use Value: Hardware-based card presence sensing and emergency deactivation on take-off enable tamper-evident session termination.	Use Scenario: Set-top box smart card slot for subscription validation and content decryption. IC Role / Device Role / Timing Role: Supplies regulated VCC and precise CLK to conditional access module (CAM), synchronizing with host decoder timing. Use Value: 26 MHz oscillator with programmable division supports variable card clock rates required across regional CAM standards.

Banking Card Reader

EMV Payment Terminal

Use Scenario: Secure contact-based transaction in ATM or point-of-sale terminals.

IC Role / Device Role / Timing Role: Smart card analog interface managing VCC ramp, CLK/RST timing, and I/O buffering per ISO 7816-3.

Use Value: Guarantees <220 µs activation and <100 µs deactivation, meeting EMV Level 1 timing requirements for ATR and card removal.

Use Scenario: Dual-interface (contact + contactless) payment device with secure element communication.

IC Role / Device Role / Timing Role: Provides isolated, protected 3 V/5 V card power and synchronized clock generation for secure chip authentication.

Use Value: ±5 % VCC regulation and ±6 kV card-side ESD ensure robust operation in uncontrolled retail environments.

Secure ID Authentication

Pay-TV Conditional Access

Use Scenario: Government-issued eID or corporate access badge reader.

IC Role / Device Role / Timing Role: Interfaces ISO 7816-compliant identity cards with host MCU, handling presence detection (PRES/PRES) and fault signaling (OFF).

Use Value: Hardware-based card presence sensing and emergency deactivation on take-off enable tamper-evident session termination.

Use Scenario: Set-top box smart card slot for subscription validation and content decryption.

IC Role / Device Role / Timing Role: Supplies regulated VCC and precise CLK to conditional access module (CAM), synchronizing with host decoder timing.

Use Value: 26 MHz oscillator with programmable division supports variable card clock rates required across regional CAM standards.

Equivalent & Alternatives

The following parts are listed as comparable options for similar smart card interface applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SLB9670TT10FW	Trusted Platform Module (TPM) with integrated secure processor; lacks analog card interface circuitry	Designed for platform authentication, not direct ISO 7816 card interfacing	Select only if system requires cryptographic co-processing rather than raw card signal conditioning
ST8024	Single-supply (3.3 V only) smart card interface; no integrated oscillator; requires external clock source	Lower BOM cost but mandates external 3.579545 MHz crystal and level-shifting for 5 V cards	Choose when 3.3 V-only operation suffices and external clock sourcing is acceptable

Compared with TDA8004AT/C1,118, SLB9670TT10FW serves a fundamentally different security layer (TPM vs. physical interface), while ST8024 trades integrated oscillator and dual-voltage support for reduced component count - making TDA8004AT/C1,118 optimal for cost-sensitive, standards-compliant readers needing minimal external parts.

Availability

TDA8004AT/C1,118 is available at Aetrix Electronics and suitable for banking card readers, EMV payment terminals, and secure ID authentication systems requiring stable component supply, long-term lifecycle assurance, and ISO 7816 compliance.

Supply support for TDA8004AT/C1,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors, formerly Philips Semiconductors, designs high-reliability interface and security ICs for automotive, industrial, and secure identification markets.

The TDA8004AT/C1,118 belongs to NXP's legacy smart card interface product line, engineered specifically to simplify ISO 7816-3 compliant reader design with integrated power, clock, and protection functions.

FAQ

What voltage levels does the TDA8004AT/C1,118 support for smart card operation?

The TDA8004AT/C1,118 supports both 3 V and 5 V smart cards via the 5V/3V pin: HIGH configures VCC = 5 V ±5 %, LOW configures VCC = 3 V ±5 %. This eliminates external voltage selection circuitry and ensures compliance with ISO 7816-3 voltage class definitions for Class A (5 V) and Class B (3 V) cards.

How does the TDA8004AT/C1,118 handle card insertion and removal events?

The TDA8004AT/C1,118 uses dual-presence inputs (PRES active LOW and PRES active HIGH) to detect card presence. During active sessions (CMDVCC LOW), OFF asserts LOW on card removal, VCC short, or overheating - triggering automatic emergency deactivation. Software must debounce mechanical switch bounce externally, as no internal debouncing is provided.

What is the maximum clock frequency the TDA8004AT/C1,118 can deliver to the smart card?

The TDA8004AT/C1,118 delivers up to 20 MHz to the card on pin CLK. This is achieved using its internal 26 MHz oscillator with programmable division (1×, 2×, 4×, or 8×) controlled by CLKDIV1 and CLKDIV2. The frequency change is synchronous, preserving pulse integrity during transitions - critical for EMV ATR timing compliance.

Does the TDA8004AT/C1,118 require external capacitors for VCC decoupling?

Yes - the TDA8004AT/C1,118 requires low-ESR ceramic capacitors tied to CGND near pin 17 (VCC): either two 100 nF or one 100 nF + one 220 nF multilayer capacitor (ESR < 100 mΩ). This ensures VCC ripple stays below 350 mV_p-p (20 kHz–200 MHz) and maintains noise margin during high-current transients.

Is the TDA8004AT/C1,118 compatible with EMV and GSM11.11 standards?

Yes - the TDA8004AT/C1,118 is explicitly designed for EMV (payment systems) and GSM11.11 (SIM card) compliance. Its activation time (≤220 µs), deactivation time (60–100 µs), VCC regulation (±5 %), and ESD protection (>6 kV on card pins) meet the electrical and timing requirements defined in both standards.

TDA8004AT/C1,118 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 28-SOIC (0.295", 7.50mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Applications:: -

Interface:: Analog

Voltage - Supply:: 2.7V ~ 6.5V

Supplier Device Package:: 28-SO

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

TDA8004AT/C1,118 FAQ

1.How can I place an order for TDA8004AT/C1,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for TDA8004AT/C1,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TDA8004AT/C1,118 reliable?

The price and inventory of TDA8004AT/C1,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TDA8004AT/C1,118 is usually 5 days.

3.What payment methods are accepted for TDA8004AT/C1,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TDA8004AT/C1,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TDA8004AT/C1,118?

TDA8004AT/C1,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TDA8004AT/C1,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TDA8004AT/C1,118?

For technical support, including TDA8004AT/C1,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TDA8004AT/C1,118 requirements.

6.How does Aetrix verify that TDA8004AT/C1,118 is sourced from the original manufacturer or authorized distributors?

All TDA8004AT/C1,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TDA8004AT/C1,118 meets industry standards.

7.What is the process for return or replacement of TDA8004AT/C1,118?

All TDA8004AT/C1,118 units undergo pre-shipment inspection (PSI). If there is an issue with TDA8004AT/C1,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TDA8004AT/C1,118 part is unused and in its original packaging.

Return procedure for TDA8004AT/C1,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…