NXP Semiconductors TDA8004T/C1,118
- Part No.:
- TDA8004T/C1,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
TDA8004T/C1,118.pdf
- Description:
- IC INTERFACE SPECIALIZED 28SO
- Quantity:
- Payment:

- Shipping:

Inventory:3,026
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TDA8004T/C1,118 from NXP Semiconductors (formerly Philips) is a complete analog interface IC for ISO 7816-compliant asynchronous smart cards, positioned between card and microcontroller to manage supply, reset, clock, and I/O protection with minimal external components. It delivers regulated 5 V ±5 % VCC to the card, supports up to 20 MHz card clock via programmable division (1×/2×/4×/8×), and integrates thermal/short-circuit protection on all card contacts for banking-grade secure transaction systems.
For engineers reviewing the TDA8004T/C1,118 datasheet, TDA8004T/C1,118 pinout, TDA8004T/C1,118 application, or TDA8004T/C1,118 equivalent, this page provides verified functional specifications, SO28 package layout, ISO 7816/GSM11.11/EMV compliance details, and real-world design constraints including VCC ripple limits (≤350 mV p-p), 65 mA continuous card supply current, and 200 ns edge-synchronized I/O transceiver timing.
Technical Context
The TDA8004T/C1,118 implements an integrated 26 MHz crystal oscillator with programmable clock divider (CLKDIV1/CLKDIV2) to generate precise 0–20 MHz card clocks meeting EMV timing requirements. Its step-up converter (VDDP-powered) generates VCC with controlled slew rate (0.09–0.27 V/µs) and filtered overload detection (~90 mA), enabling safe hot-plug operation in payment terminals.
All three protected bidirectional I/O lines (I/O, AUX1, AUX2) feature active pull-up circuitry delivering >1 mA at 0.9VCC into 80 pF loads, synchronized via anti-latch logic with 200 ns edge delay-ensuring reliable half-duplex communication per ISO 7816-3 while preventing bus contention during card insertion/removal.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Output | 5 V ±5 % (4.75–5.25 V) with ≤350 mV p-p ripple (20 kHz–200 MHz); requires dual 100 nF MLCCs (ESR < 100 mΩ) to CGND for stability |
| Card Clock Frequency | 0–20 MHz selectable via CLKDIV1/CLKDIV2 (1×/2×/4×/8× division of 2–26 MHz XTAL input) |
| Card Supply Current | 65 mA continuous; internal overload detection at ~90 mA with filtering to tolerate 200 mA transient pulses (t < 400 ns) |
| I/O Line Speed | 1 MHz max data rate; 200 ns edge synchronization delay ensures deterministic half-duplex handshaking |
| ESD Protection | >6 kV HBM on card-side pins (I/O, RST, CLK, AUX1, AUX2, PRES); 2 kV on system-side pins |
| Operating Temperature | −25 °C to +85 °C ambient; thermal shutdown at 135 °C prevents latch-up during fault conditions |
| Supply Voltages | VDD: 2.7–6.5 V (IC core); VDDP: 4.5–6.5 V (step-up converter); independent sequencing allowed |
Pinout & Package
Package: SO28 plastic small outline package (SOT136-1), 28-pin, 7.5 mm body width, standard JEDEC MS-012AC footprint.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 (CLKDIV1, CLKDIV2) | Programmable clock divider control inputs | Select card clock frequency (fXTAL, ½fXTAL, ¼fXTAL, ⅛fXTAL) synchronously without glitches |
| 4, 6, 7, 8 (PGND, VDDP, S1, VUP) | Step-up converter power and feedback | VDDP powers doubler; S1/S2 require 100 nF ESR < 100 mΩ capacitor; VUP outputs ~5.5 V to VCC regulator |
| 9, 10 (PRES, PRES) | Redundant card presence detection | Active-LOW and active-HIGH inputs enable robust mechanical switch interfacing; first transition triggers deactivation |
| 11–13 (I/O, AUX2, AUX1) | Protected bidirectional card data lines | Internal 10 kΩ pull-up to VCC; active pull-up delivers >1 mA for fast LOW-to-HIGH transitions into 80 pF load |
| 15–17 (CLK, RST, VCC) | Card clock, reset, and supply outputs | CLK drives C3 contact; RST copies RSTIN after activation window; VCC supplies C1 with 65 mA capability |
| 19–20, 26–28 (CMDVCC, RSTIN, I/OUC, AUX1UC, AUX2UC) | Microcontroller command and I/O interfaces | CMDVCC initiates activation (active-LOW); RSTIN controls reset timing; UC lines reference to VDD with 10 kΩ pull-up |
| 23 (OFF) | Fault interrupt output | Open-drain NMOS output (20 kΩ internal pull-up to VDD) signals card removal, short-circuit, or overtemperature |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 26 MHz crystal oscillator | Eliminates external crystal and reduces BOM count; supports external clock input on XTAL1 for system-level clock synchronization |
| Programmable clock division (1×/2×/4×/8×) | Enables single hardware design to support multiple card types (e.g., 5 MHz for legacy, 20 MHz for high-speed EMV) |
| Thermal and short-circuit protection on all card contacts | Prevents damage during card insertion/removal or contact faults; automatic emergency deactivation within 100 µs |
| ISO 7816-3, GSM11.11, and EMV Level 1 compliance | Validated electrical interface for banking, ID, and pay-TV applications without additional certification effort |
| Supply supervisor with 10 ms reset pulse | Guarantees clean inactive state during power-on/off; prevents spurious activation during voltage ramp-up/down |
Applications
| Banking Card Readers | EMV Payment Terminals |
|---|---|
Use Scenario: Contact-based credit/debit card reading in point-of-sale (POS) terminals. IC Role / Device Role / Timing Role: Smart card interface managing VCC regulation, CLK generation, RST sequencing, and I/O protection per ISO 7816-3. Use Value: Enables certified EMV Level 1 compliance with built-in 5 V ±5 % VCC accuracy, 20 MHz clock support, and >6 kV ESD protection on card contacts. |
Use Scenario: Secure financial transaction processing in unattended kiosks and ATMs. IC Role / Device Role / Timing Role: Analog front-end handling card activation/deactivation sequences, fault detection (card removal, short-circuit), and noise-immune CLK/RST timing. Use Value: Reduces firmware complexity via hardware-managed 80 µs deactivation sequence and OFF interrupt signaling for real-time fault response. |
| ID Authentication Systems | Pay TV Conditional Access |
Use Scenario: National ID or e-passport readers in government service kiosks. IC Role / Device Role / Timing Role: ISO 7816-compliant interface providing secure power delivery, clock control, and tamper-resistant I/O buffering. Use Value: Meets GSM11.11 requirements for SIM-like authentication with thermal shutdown and short-circuit protection on all contacts. |
Use Scenario: Subscriber smart card interface in set-top boxes for encrypted content access. IC Role / Device Role / Timing Role: Bidirectional data transceiver (I/O/AUX1/AUX2) with active pull-up ensuring reliable low-voltage signaling over long flex cables. Use Value: Supports 1 MHz data rate with 200 ns edge synchronization, minimizing bit errors in noisy consumer electronics environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SLB9670 | Trusted Platform Module (TPM) with integrated secure processor; no analog card interface functions | Designed for host-system security, not direct smart card interfacing | Not a functional alternative-requires external interface IC for card connectivity |
| ST8024 | Single-chip smart card controller with embedded 8051 MCU; lacks integrated step-up converter and programmable clock divider | Requires external VCC generation and clock source; higher firmware overhead for activation sequencing | Only suitable when full MCU integration is needed and external power/clock circuits are acceptable |
Compared with TDA8004T/C1,118, SLB9670 serves entirely different security-layer functions and cannot replace its analog interface role, while ST8024 shifts power management and timing control to external components-increasing BOM cost and reducing compliance assurance for ISO 7816-3.
Availability
TDA8004T/C1,118 is available at Aetrix Electronics and suitable for banking card readers, EMV payment terminals, and ID authentication systems requiring stable component supply, long-term lifecycle support, and certified ISO 7816 compliance.
Supply support for TDA8004T/C1,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors, formerly Philips Semiconductors, designs secure interface and identification solutions for financial, government, and consumer applications.
The TDA8004T/C1,118 belongs to NXP's smart card analog interface product line, engineered specifically to simplify ISO 7816-3 compliant reader design by integrating VCC regulation, clock generation, and contact protection in a single SO28 package.
FAQ
What is the maximum card supply current supported by the TDA8004T/C1,118?
The TDA8004T/C1,118 delivers up to 65 mA continuously to the smart card via its VCC output. It incorporates filtered overload detection at approximately 90 mA, allowing transient current pulses up to 200 mA (duration < 400 ns) without triggering deactivation-critical for handling card startup surges while maintaining EMV compliance.
How does the TDA8004T/C1,118 handle card presence detection?
The TDA8004T/C1,118 uses dual redundant inputs (PRES active-LOW and PRES active-HIGH) to detect card insertion or removal. The first valid transition on either pin initiates automatic deactivation, and software must implement debouncing externally since no internal debounce circuitry exists-ensuring rapid fault response while accommodating mechanical switch bounce.
Can the TDA8004T/C1,118 operate with a 3.3 V microcontroller supply?
Yes-the TDA8004T/C1,118 accepts VDD from 2.7 V to 6.5 V, making it fully compatible with 3.3 V microcontrollers. All system-side I/O (CMDVCC, RSTIN, CLKDIV1/2, etc.) reference VDD, and internal pull-ups on I/OUC/AUX1UC/AUX2UC connect to VDD, eliminating level-shifting requirements in mixed-voltage designs.
What crystal or clock source options does the TDA8004T/C1,118 support?
The TDA8004T/C1,118 supports both integrated and external clock sources: a 2–26 MHz crystal connected across XTAL1/XTAL2, or an external clock signal applied to XTAL1. The internal 26 MHz oscillator eliminates external components, while the programmable CLKDIV1/CLKDIV2 pins allow synchronous division to generate precise 0–20 MHz card clocks per EMV requirements.
Does the TDA8004T/C1,118 provide ESD protection on card-contact pins?
Yes-the TDA8004T/C1,118 provides >6 kV HBM ESD protection on all card-contact pins (I/O, RST, CLK, AUX1, AUX2, PRES), exceeding ISO 7816-3 requirements. System-side pins (e.g., CMDVCC, RSTIN) feature 2 kV protection, ensuring robustness against handling damage in field-deployed readers.
TDA8004T/C1,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- Analog
- Voltage - Supply:
- 2.7V ~ 6.5V
- Supplier Device Package:
- 28-SO
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
TDA8004T/C1,118 FAQ
1.How can I place an order for TDA8004T/C1,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for TDA8004T/C1,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TDA8004T/C1,118 reliable?
The price and inventory of TDA8004T/C1,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TDA8004T/C1,118 is usually 5 days.
3.What payment methods are accepted for TDA8004T/C1,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TDA8004T/C1,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TDA8004T/C1,118?
TDA8004T/C1,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TDA8004T/C1,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TDA8004T/C1,118?
For technical support, including TDA8004T/C1,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TDA8004T/C1,118 requirements.
6.How does Aetrix verify that TDA8004T/C1,118 is sourced from the original manufacturer or authorized distributors?
All TDA8004T/C1,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TDA8004T/C1,118 meets industry standards.
7.What is the process for return or replacement of TDA8004T/C1,118?
All TDA8004T/C1,118 units undergo pre-shipment inspection (PSI). If there is an issue with TDA8004T/C1,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TDA8004T/C1,118 part is unused and in its original packaging.
Return procedure for TDA8004T/C1,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TDA8004T/C1,118 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

