NXP Semiconductors TDA8024AT/C1,118
- Part No.:
- TDA8024AT/C1,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
TDA8024AT/C1,118.pdf
- Description:
- IC INTERFACE SPECIALIZED 28SO
- Quantity:
- Payment:

- Shipping:

Inventory:1,390
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TDA8024AT/C1,118 from NXP Semiconductors is a complete analog smart card interface IC designed for 3 V or 5 V asynchronous IC cards. It sits between the card and host microcontroller to manage supply generation (VCC), protection (ESD >6 kV, thermal/short-circuit), and control sequencing (activation/deactivation). Key confirmed specs: 26 MHz integrated oscillator, 3 protected bidirectional I/O lines (C4/C7/C8), 5 V/3 V regulated VCC output with ≤350 mV ripple, and ISO 7816/GSM11.11/EMV compliance - deployed in banking card readers and electronic payment terminals.
For engineers reviewing the TDA8024AT/C1,118 datasheet, TDA8024AT/C1,118 pinout, TDA8024AT/C1,118 application, or TDA8024AT/C1,118 equivalent, this page delivers verified package mapping (SO28/SOT136-1), exact pin functions (e.g., RSTIN for non-inverted reset control, CLKDIV1/CLKDIV2 for synchronous clock division), real-world fault-handling behavior (automatic deactivation on card removal or VDD dropout), and validated alternatives for smart card interface design.
Technical Context
The TDA8024AT/C1,118 integrates a 26 MHz crystal oscillator and programmable clock divider (÷1/÷2/÷4/÷8) to generate precise card clocks up to 20 MHz with synchronous frequency transitions and ≥45% duty cycle. Its DC-to-DC converter operates as voltage doubler or follower depending on VDDP and selected VCC (3 V or 5 V), with internal thresholds and hysteresis ensuring stable activation.
Three half-duplex buffered I/O transceivers (I/O, AUX1, AUX2) feature active pull-up (11 kΩ to VCC), anti-latch arbitration, and current limiting (≤15 mA), enabling reliable communication over ISO 7816 contacts C4/C7/C8. The device implements automatic hardware-initiated activation/deactivation sequences triggered by CMDVCC, PRES/PRES, or faults (short-circuit, overheating, VDD drop), with built-in 8 ms debounce on presence inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Output | Regulated 5 V ±5% (4.75–5.25 V) or 3 V ±5% (2.85–3.15 V); supports ≤80 mA at 5 V, ≤65 mA at 3 V with filtered overload detection at ~120 mA |
| Supply Voltages | VDD = 2.7–6.5 V (IC logic); VDDP = 4.0–6.5 V (DC-DC input); independent power domains enable mixed-voltage system interfacing |
| Card Clock | 26 MHz integrated oscillator; programmable division (÷1/÷2/÷4/÷8) via CLKDIV1/CLKDIV2; synchronous transitions prevent pulse distortion |
| I/O Protection | ESD >6 kV on card-side pins (I/O, RST, AUX1, AUX2, CLK, PRES); thermal and short-circuit protection on all card contacts |
| Activation Timing | Automatic sequence initiated by CMDVCC LOW; VCC ramp time controlled (t2 ≈ 25 µs × 1.5 × 64); RST enabled at t5 (t1 + 7T) |
| Package | SO28 (SOT136-1); 28-pin plastic small outline, 7.5 mm body width; RoHS-compliant, lead-free finish |
Pinout & Package
Package: SO28 (SOT136-1), 28-lead plastic small outline, 7.5 mm body width, surface-mount compatible.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CLKDIV1 | Input | Primary clock division select bit; sets fCLK = fXTAL ÷ {1,2,4,8} in combination with CLKDIV2 |
| 3 5V/3V | Input | VCC output voltage selection: HIGH = 5 V, LOW = 3 V; configures DC-to-DC converter operating mode |
| 6 VDDP | Power Supply | DC-to-DC converter input; accepts 4.0–6.5 V to generate regulated VCC; decoupled via S1/S2 capacitors |
| 9,10 PRES / PRES | Input | Redundant card presence detection (active LOW/HIGH); built-in 8 ms debounce prevents false insertion/removal triggers |
| 11 I/O | I/O Transceiver | Buffered data line to card contact C7; 11 kΩ pull-up to VCC; supports half-duplex bidirectional communication |
| 15 CLK | Output | Card clock signal to contact C3; derived from 26 MHz oscillator with programmable division and synchronous switching |
| 16 RST | Output | Reset signal to card contact C2; enabled after activation sequence completes; copies RSTIN after t5 |
| 17 VCC | Power Output | Regulated card supply (3 V or 5 V); requires dual 100 nF decoupling to CGND; ESR < 100 mΩ mandatory |
| 20 RSTIN | Input | Non-inverted host reset control; initiates precise ATR timing when toggled during activation (t3–t5 window) |
| 23 OFF | Output | NMOS interrupt flag (active LOW); indicates card presence (CMDVCC HIGH) or fault condition (CMDVCC LOW) |
| 24 XTAL1 | Input | Crystal or external clock input; drives 26 MHz oscillator; duty cycle 48–52% required for 45–55% CLK output |
| 26 I/OUC | I/O Transceiver | Host-side data line; 11 kΩ pull-up to VDD; referenced to VDD (not VCC), enabling VDD ≠ VCC operation |
Key Features
| Feature | Design Value |
|---|---|
| ISO 7816-3 / GSM11.11 / EMV Compliance | Fully satisfies physical layer requirements for banking, identification, and pay-TV smart card systems without external level-shifting |
| Synchronous Clock Division | CLKDIV1/CLKDIV2 control enables glitch-free, phase-coherent clock rate changes during live card sessions |
| Integrated DC-to-DC Converter | Eliminates need for external VCC regulator; auto-selects voltage doubler/follower mode based on VDDP and 5V/3V setting |
| Hardware-Automated Sequencing | Single CMDVCC command triggers full activation (VCC ramp, CLK start, RST enable) or deactivation (VCC ramp-down, CLK stop, RST low) without firmware overhead |
| Card Presence Debounce | 8 ms internal filtering on PRES/PRES inputs removes mechanical switch bounce, ensuring reliable card detect in rugged environments |
Applications
| Banking Card Readers | Electronic Payment Terminals |
|---|---|
Use Scenario: Secure PIN entry and transaction processing in ATMs and point-of-sale (POS) devices. IC Role / Device Role / Timing Role: Smart card interface managing VCC supply, clock delivery (≤20 MHz), and reset sequencing per ISO 7816-3 timing constraints. Use Value: Enables direct connection of 3 V/5 V cards to host MCU without discrete regulators or protection circuitry, reducing BOM count by ≥7 components. | Use Scenario: Contact-based EMV-compliant payment processing in retail kiosks and mobile POS units. IC Role / Device Role / Timing Role: Provides certified EMV physical layer interface with synchronized clock division and fault-safe deactivation on card removal. Use Value: Guarantees compliant ATR generation and secure session termination, meeting PCI PTS v6.0 electrical interface requirements. |
| Secure Identification Systems | Pay TV Conditional Access Modules |
Use Scenario: Government ID card authentication in border control and e-passport readers. IC Role / Device Role / Timing Role: High-reliability interface for ICAO-compliant e-passports, handling dual-voltage cards and cryptographic protocol timing. Use Value: Built-in 6 kV ESD protection and thermal shutdown ensure uninterrupted operation in uncontrolled environmental conditions. | Use Scenario: Subscriber authentication in satellite/cable set-top boxes using conditional access smart cards. IC Role / Device Role / Timing Role: Robust card interface supporting hot-plug events and rapid session reinitialization after channel changes. Use Value: Automatic emergency deactivation on card extraction prevents unauthorized access attempts during module servicing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TDA8024T/C1 | Includes PORADJ pin for external power-on reset threshold adjustment; TDA8024AT/C1,118 has PORADJ internally disconnected | TDA8024T/C1 supports custom reset thresholds via resistor bridge; TDA8024AT/C1,118 uses fixed internal threshold only | Select TDA8024T/C1 if system requires adjustable VDD dropout detection; choose TDA8024AT/C1,118 for simplified layout with no external resistors |
| SLB9670 | Dedicated secure element with integrated TPM 2.0; lacks analog smart card interface functions (VCC generation, I/O buffering, clock division) | SLB9670 targets trusted platform modules; TDA8024AT/C1,118 targets physical-layer card connectivity | SLB9670 is not a functional replacement; use only if security co-processor functionality is needed alongside separate card interface |
Compared with TDA8024T/C1, the TDA8024AT/C1,118 simplifies design by removing PORADJ dependency while retaining identical I/O protection, clock generation, and activation sequencing. Unlike SLB9670, it provides full analog smart card interface capability rather than cryptographic acceleration, making it the sole fit for ISO 7816-3 physical layer implementation.
Availability
TDA8024AT/C1,118 is available at Aetrix Electronics and suitable for banking card readers, electronic payment terminals, and secure identification systems requiring stable component supply across long-life industrial deployments.
Supply support for TDA8024AT/C1,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with core expertise in smart card, NFC, and secure element technologies.
The TDA8024 product line delivers fully integrated analog interfaces for ISO 7816-compliant smart cards, targeting cost-sensitive, high-reliability applications in financial transaction systems and secure identity infrastructure.
FAQ
What is the primary function of the TDA8024AT/C1,118 in a smart card system?
The TDA8024AT/C1,118 serves as a complete analog interface between a host microcontroller and an asynchronous 3 V or 5 V smart card. It generates and regulates the card's VCC supply, provides buffered bidirectional I/O lines (C4/C7/C8), delivers precisely timed clock signals up to 20 MHz, manages reset sequencing, and executes automatic activation/deactivation - all within a single SO28 package. This eliminates the need for discrete regulators, level shifters, and protection components in the TDA8024AT/C1,118-based design.
Does the TDA8024AT/C1,118 support both 3 V and 5 V smart cards?
Yes, the TDA8024AT/C1,118 supports both 3 V and 5 V smart cards through its dedicated 5V/3V input pin (Pin 3). When driven HIGH, it configures the internal DC-to-DC converter to output 5 V ±5% (4.75–5.25 V); when driven LOW, it outputs 3 V ±5% (2.85–3.15 V). The device maintains strict regulation under load (≤80 mA at 5 V, ≤65 mA at 3 V) and handles transient current spikes up to 40 nAs at frequencies up to 20 MHz, as specified in the TDA8024AT/C1,118 datasheet.
How does the TDA8024AT/C1,118 handle card insertion and removal events?
The TDA8024AT/C1,118 uses dual-presence inputs (PRES and PRES, Pins 9 and 10) with built-in 8 ms debounce to reliably detect card insertion or removal. Upon valid detection, it initiates automatic hardware-controlled activation (when CMDVCC is pulled LOW) or deactivation (when CMDVCC is returned HIGH). During removal mid-session, it triggers emergency deactivation - pulling RST LOW, stopping CLK, and ramping down VCC - all without host MCU intervention, ensuring safe card state termination per ISO 7816-3. This behavior is intrinsic to the TDA8024AT/C1,118 architecture.
What clock frequencies can the TDA8024AT/C1,118 generate for the smart card?
The TDA8024AT/C1,118 integrates a 26 MHz crystal oscillator and supports four programmable clock outputs via CLKDIV1 and CLKDIV2 inputs: fXTAL, fXTAL/2, fXTAL/4, or fXTAL/8. With a 26 MHz crystal, this yields card clock frequencies of 26 MHz, 13 MHz, 6.5 MHz, or 3.25 MHz - all within the ISO 7816-3 limit of 20 MHz. Frequency changes are synchronous, preventing pulse distortion, and the TDA8024AT/C1,118 guarantees 45–55% duty cycle on CLK when XTAL1 input meets specified rise/fall time and duty requirements.
Is the TDA8024AT/C1,118 pin-compatible with earlier NXP smart card interface ICs?
Yes, the TDA8024AT/C1,118 is a direct replacement for the TDA8004AT, sharing identical SO28 (SOT136-1) packaging, pinout, and core functionality. It retains all critical interfaces - including VDD/VDDP power domains, I/O/AUX1/AUX2 transceivers, CLK/RST signaling, and PRES/PRES detection - while adding enhancements like the 26 MHz oscillator and improved ESD protection (>6 kV on card pins). No PCB layout changes are required when upgrading from TDA8004AT to TDA8024AT/C1,118.
TDA8024AT/C1,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- -
- Interface:
- Analog
- Voltage - Supply:
- 2.7V ~ 6.5V
- Supplier Device Package:
- 28-SO
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
TDA8024AT/C1,118 FAQ
1.How can I place an order for TDA8024AT/C1,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for TDA8024AT/C1,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TDA8024AT/C1,118 reliable?
The price and inventory of TDA8024AT/C1,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TDA8024AT/C1,118 is usually 5 days.
3.What payment methods are accepted for TDA8024AT/C1,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TDA8024AT/C1,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TDA8024AT/C1,118?
TDA8024AT/C1,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TDA8024AT/C1,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TDA8024AT/C1,118?
For technical support, including TDA8024AT/C1,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TDA8024AT/C1,118 requirements.
6.How does Aetrix verify that TDA8024AT/C1,118 is sourced from the original manufacturer or authorized distributors?
All TDA8024AT/C1,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TDA8024AT/C1,118 meets industry standards.
7.What is the process for return or replacement of TDA8024AT/C1,118?
All TDA8024AT/C1,118 units undergo pre-shipment inspection (PSI). If there is an issue with TDA8024AT/C1,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TDA8024AT/C1,118 part is unused and in its original packaging.
Return procedure for TDA8024AT/C1,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TDA8024AT/C1,118 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

