NXP Semiconductors TDA8035HN/C1,118
- Part No.:
- TDA8035HN/C1,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TDA8035HN/C1,118.pdf
- Description:
- IC INTFACE SPECIALIZED 32HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:8,146
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TDA8035HN/C1,118 from NXP Semiconductors is a highly integrated, low-power smart card interface IC designed for ISO 7816-compliant contact readers. It delivers regulated 5 V / 3 V / 1.8 V card supply (VCC), supports up to 20 MHz card clock generation, provides thermal/short-circuit protection on all card contacts, and achieves ≤0.1 µA deep shutdown current - enabling power-efficient banking and pay-TV terminals.
For engineers reviewing the TDA8035HN/C1,118 datasheet, TDA8035HN/C1,118 pinout, TDA8035HN/C1,118 application, or TDA8035HN/C1,118 equivalent, key selection criteria include its HVQFN32 package, triple-voltage VCC regulation with 125 mA overload detection, synchronous CLKDIV-based clock scaling, built-in card presence debouncing (4.05 ms), and EMV 4.3 compliance in C2 variant.
Technical Context
The TDA8035HN/C1,118 integrates a DC-to-DC converter powered by VDDP (2.7–5.5 V) to generate precise VCC outputs (5 V ±5 %, 3 V ±5 %, 1.8 V ±5 %) using external 220 nF multilayer ceramic capacitors. Its digital sequencer executes hardware- or software-initiated activation/deactivation sequences with controlled VCC ramping and automatic emergency shutdown on short-circuit, card removal, or supply drop.
It features three protected half-duplex bidirectional I/O lines (I/O, AUX1, AUX2) referenced to VCC and host-side buffered lines (I/OUC, AUX1UC, AUX2UC) referenced to VDD(INTF), enabling level-shifted communication. Clock sourcing is auto-detected between external XTAL1 input or crystal oscillator (XTAL1/XTAL2), with synchronous frequency division (fXTAL, fXTAL/2, fXTAL/4, fXTAL/8) via CLKDIV1/CLKDIV2 pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Output Options | 5 V ±5 %, 3 V ±5 %, or 1.8 V ±5 % - selectable via EN_5V/3VN and EN_1.8VN pins for full ISO 7816-3 voltage class support |
| Deep Shutdown Current | ≤0.1 µA at VDDP = 3.3 V - enables battery-backed or ultra-low-power portable card readers |
| Card Clock Frequency | Up to 20 MHz with synchronous fXTAL/8 division - meets EMV and banking timing requirements without jitter accumulation |
| Overload Detection Threshold | ≈125 mA filtered - tolerates transient 200 mA spikes for <5 ms while maintaining session integrity |
| ESD Protection (Card Pins) | >8 kV HBM - exceeds ISO 7816-1 mechanical robustness requirements for consumer-facing terminals |
| Card Presence Debounce | 4.05 ms internal timer - eliminates false insert/eject detection in mechanical card slots |
| Supply Voltage Ranges | VDDP: 2.7–5.5 V; VDD(INTF): 1.6–3.6 V - supports wide-input industrial and USB-powered designs |
Pinout & Package
HVQFN32 package: plastic thermal-enhanced very thin quad flat no-lead, 5 mm × 5 mm × 0.85 mm body, 32 terminals, SOT617-7 footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| I/OUC (Pin 1) | Host data I/O line | Level-shifted interface to microcontroller; 10 kΩ internal pull-up to VDD(INTF) |
| CMDVCCN (Pin 3) | Activation trigger | Active-Low command initiating full card power-up sequence including VCC ramp and CLK enable |
| VCC (Pin 22) | Smart card supply output | Regulated 5/3/1.8 V output decoupled by two 220 nF MLCCs; 65 mA continuous (5/3 V), 35 mA (1.8 V) |
| RST (Pin 23) | Card reset output | Driven to VCC; synchronized with activation/deactivation timing per ISO 7816-3 |
| CLK (Pin 24) | Card clock output | Programmable 20 MHz max; duty cycle 45–55 %; synchronous frequency changes prevent pulse distortion |
| PRESN (Pin 30) | Card presence input | Active-Low mechanical switch sense with integrated 4.05 ms debounce - eliminates PCB-level filtering |
| OFFN (Pin 10) | Fault interrupt output | Open-drain NMOS alert (active-Low) signaling short-circuit, overtemp, or card removal during active session |
Key Features
| Feature | Design Value |
|---|---|
| Triple-voltage VCC regulation | Single IC supports legacy 5 V, modern 3 V, and ultra-low-power 1.8 V smart cards without external LDOs or switching regulators |
| Synchronous CLKDIV clock scaling | Glitch-free fXTAL/2, fXTAL/4, fXTAL/8 transitions preserve bit timing integrity during dynamic protocol switching |
| Hardware-accelerated activation/deactivation | Fixed-sequence timing (tdeact = 35–250 µs) ensures ISO 7816-3 compliant power ramping and signal sequencing without firmware overhead |
| Integrated card-side ESD protection | >8 kV HBM on I/O, RST, CLK, AUX1, AUX2, VCC, PRESN - eliminates need for discrete TVS diodes on card edge |
| Multi-supply domain isolation | VDDP (2.7–5.5 V), VDD(INTF) (1.6–3.6 V), and VCC (5/3/1.8 V) domains operate independently - simplifies mixed-voltage system integration |
Applications
| Banking Card Reader | Pay-TV Conditional Access Module |
|---|---|
Use Scenario: Desktop or portable point-of-sale terminal reading EMV-compliant credit/debit cards. IC Role / Device Role / Timing Role: Smart card interface controller managing VCC supply, CLK generation, RST assertion, and I/O data transfer per ISO 7816-3. Use Value: Enables single-chip support for 5 V/3 V/1.8 V card classes and meets EMV 4.3 power sequencing requirements with <250 µs deactivation time. | Use Scenario: Set-top box CAM slot providing secure decryption keys to conditional access systems. IC Role / Device Role / Timing Role: Secure card interface with hardware-enforced fault detection (short-circuit, card removal) and deep shutdown for zero-power standby. Use Value: Delivers >8 kV card-edge ESD protection and 0.1 µA deep shutdown current - critical for unattended consumer electronics. |
| Government ID Terminal | Electronic Passport Kiosk |
Use Scenario: Field-deployable biometric ID verification station processing national eID cards. IC Role / Device Role / Timing Role: ISO 7816 reader IC with integrated VCC regulation, card presence sensing, and fault-safe deactivation on overheating or supply drop. Use Value: Built-in 4.05 ms PRESN debounce and thermal protection ensure reliable operation in high-vibration or temperature-variable environments. | Use Scenario: Self-service airport immigration kiosk reading ICAO-compliant e-passports. IC Role / Device Role / Timing Role: High-reliability smart card interface supporting 20 MHz CLK for fast BAC (Basic Access Control) authentication. Use Value: Synchronous CLKDIV frequency scaling maintains precise timing across protocol layers - essential for cryptographic handshake compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SLB9670TT2.0 | Trusted Platform Module (TPM) with integrated smart card controller; requires external VCC regulation and lacks CLKDIV programmability | Designed for PC platform security, not standalone card readers; no native ISO 7816-3 activation sequencing | Select only if TPM functionality and host CPU trust extension are required alongside card interface |
| TDA8024HN/C1,118 | Predecessor IC; supports only 5 V VCC output; higher 1.5 µA shutdown current; no 1.8 V mode or deep shutdown | Limited to legacy 5 V cards; incompatible with modern low-voltage eID and payment cards | Choose only for cost-sensitive retrofits of existing 5 V-only designs where upgrade path is constrained |
Compared with SLB9670TT2.0 and TDA8024HN/C1,118, the TDA8035HN/C1,118 uniquely combines triple-voltage VCC regulation, 0.1 µA deep shutdown, and synchronous clock scaling - making it the only option for new EMV 4.3 or eID-compliant designs requiring full voltage class coverage and ultra-low standby power.
Availability
TDA8035HN/C1,118 is available at Aetrix Electronics and suitable for banking card readers, pay-TV conditional access modules, and government ID terminals requiring stable component supply, long-term lifecycle support, and ISO 7816-3 compliance.
Supply support for TDA8035HN/C1,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with core expertise in smart card, NFC, and trusted execution technologies.
The TDA8035HN/C1,118 belongs to NXP's contact smart card reader IC product line, engineered specifically for high-security, low-power, multi-voltage ISO 7816 interfaces in payment, identification, and conditional access systems.
FAQ
What is the maximum clock frequency supported by the TDA8035HN/C1,118 for smart card communication?
The TDA8035HN/C1,118 supports a maximum card clock frequency of 20 MHz when configured with fXTAL/1 division via CLKDIV1 and CLKDIV2 pins. This meets the timing requirements of high-speed EMV and eID protocols. The clock source can be either an external signal applied to XTAL1 or a crystal oscillator connected across XTAL1/XTAL2, with automatic detection on each CMDVCCN activation edge. Duty cycle remains tightly controlled between 45 % and 55 % across all divisions.
How does the TDA8035HN/C1,118 handle different smart card voltage classes (5 V, 3 V, 1.8 V)?
The TDA8035HN/C1,118 uses EN_5V/3VN and EN_1.8VN control pins to select VCC output voltage: EN_5V/3VN = HIGH selects 5 V, LOW selects 3 V (when EN_1.8VN = HIGH); EN_1.8VN = LOW selects 1.8 V. All three outputs meet ±5 % tolerance using 220 nF MLCCs and provide continuous current up to 65 mA (5 V/3 V) or 35 mA (1.8 V). Overload detection is internally filtered at ~125 mA to tolerate transient spikes without false deactivation.
What protection features does the TDA8035HN/C1,118 provide for smart card contacts?
The TDA8035HN/C1,118 provides thermal and short-circuit protection on all card contacts (VCC, RST, CLK, I/O, AUX1, AUX2, PRESN), >8 kV HBM ESD protection on card-side pins, and supply supervision for VDDP, VREG, and VDD(INTF). Fault detection triggers automatic emergency deactivation and asserts OFFN (active-Low interrupt) to the host. The device also includes built-in 4.05 ms hardware debouncing on PRESN to eliminate mechanical switch bounce during card insertion or removal.
What is the lowest power consumption state of the TDA8035HN/C1,118, and how is it entered?
The lowest power state is Deep Shutdown mode, consuming ≤0.1 µA at VDDP = 3.3 V. It is entered by holding CMDVCCN = HIGH while setting both EN_5V/3VN and EN_1.8VN = LOW - a condition only valid when the smart card reader is inactive. In this mode, all circuits are disabled except the PRESN sense path, and OFFN mirrors PRESN status. Exit is triggered by changing any of the three control pins, initiating a full activation sequence.
Is the TDA8035HN/C1,118 pin-compatible with earlier NXP smart card reader ICs?
Yes, the TDA8035HN/C1,118 is software-compatible with TDA8024 and TDA8034, and shares the same HVQFN32 (SOT617-7) package and pinout. This allows direct PCB replacement in existing designs while adding support for 1.8 V cards, deeper shutdown, enhanced ESD, and improved clock flexibility. No layout changes or firmware modifications are required beyond enabling new features via updated configuration registers.
TDA8035HN/C1,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- -
- Interface:
- Analog
- Voltage - Supply:
- 2.7V ~ 5.5V
- Supplier Device Package:
- 32-HVQFN (5x5)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
TDA8035HN/C1,118 FAQ
1.How can I place an order for TDA8035HN/C1,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for TDA8035HN/C1,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TDA8035HN/C1,118 reliable?
The price and inventory of TDA8035HN/C1,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TDA8035HN/C1,118 is usually 5 days.
3.What payment methods are accepted for TDA8035HN/C1,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TDA8035HN/C1,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TDA8035HN/C1,118?
TDA8035HN/C1,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TDA8035HN/C1,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TDA8035HN/C1,118?
For technical support, including TDA8035HN/C1,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TDA8035HN/C1,118 requirements.
6.How does Aetrix verify that TDA8035HN/C1,118 is sourced from the original manufacturer or authorized distributors?
All TDA8035HN/C1,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TDA8035HN/C1,118 meets industry standards.
7.What is the process for return or replacement of TDA8035HN/C1,118?
All TDA8035HN/C1,118 units undergo pre-shipment inspection (PSI). If there is an issue with TDA8035HN/C1,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TDA8035HN/C1,118 part is unused and in its original packaging.
Return procedure for TDA8035HN/C1,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TDA8035HN/C1,118 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

