NXP Semiconductors TDA8035HN/C1,157
- Part No.:
- TDA8035HN/C1,157
- Manufacturer:
- NXP Semiconductors
- Category:
- Specialized
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TDA8035HN/C1,157.pdf
- Description:
- IC INTFACE SPECIALIZED 32HVQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,141
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TDA8035HN/C1,157 from NXP Semiconductors is a highly integrated, low-power smart card interface IC designed for ISO 7816-compliant contact readers. It delivers regulated 5 V / 3 V / 1.8 V card supply (±5 %), supports up to 20 MHz card clock generation, provides thermal/short-circuit protection on all card contacts, and achieves deep shutdown current as low as 0.1 µA - enabling power-efficient Pay TV and banking card readers.
For engineers reviewing the TDA8035HN/C1,157 datasheet, TDA8035HN/C1,157 pinout, TDA8035HN/C1,157 application, or TDA8035HN/C1,157 equivalent, key selection criteria include its HVQFN32 package, triple-voltage card supply capability, built-in ESD protection (>8 kV on card pins), synchronous clock division (fXTAL/2, /4, /8), and hardware-automated activation/deactivation sequences triggered by CMDVCCN and PRESN.
Technical Context
The TDA8035HN/C1,157 integrates a DC-to-DC converter with voltage tripler/doubler/follower modes selectable based on VDDP and target VCC (5 V/3 V/1.8 V), enabling flexible host supply (2.7–5.5 V) while delivering precise card voltages. Its digital sequencer executes fully autonomous activation (tdeact = 35–250 µs) and deactivation sequences, including controlled VCC ramp-up/down, CLK enablement, and RST timing aligned to ISO 7816 timing requirements.
It features dual-supply I/O architecture: card-side signals (I/O, AUX1, AUX2, RST, CLK) referenced to VCC; host-side interfaces (I/OUC, AUX1UC, AUX2UC, CS, RSTIN) referenced to VDD(INTF) - supporting independent 1.6–3.6 V interface logic. Fault detection includes short-circuit, card removal, VDDP/VREG/VDD(INTF) undervoltage, and thermal events, all triggering automatic emergency deactivation and OFFN assertion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDDP Supply Range | 2.7 V to 5.5 V - powers internal DC-to-DC converter and enables operation from single Li-ion or USB-supplied systems. |
| VCC Output Accuracy | ±5 % at 5 V / 3 V / 1.8 V - meets ISO 7816-3 voltage tolerance for reliable card communication across all supported protocols. |
| Deep Shutdown Current | 0.1 µA typical - minimizes battery drain in portable or always-on card reader applications during idle periods. |
| Card Clock Frequency | Up to 20 MHz via fXTAL/2, /4, /8 division - satisfies EMV 4.3 and ISO 7816-3 high-speed mode timing requirements. |
| ESD Protection | >8 kV HBM on card pins (I/O, RST, VCC, AUX1, CLK, AUX2, PRESN) - eliminates need for external TVS diodes in standard reader designs. |
| Thermal Protection | Integrated thermal shutdown with hysteresis - prevents latch-up and permanent damage during sustained overcurrent or ambient overheating. |
| Deactivation Time | 35–250 µs total sequence - ensures rapid, deterministic card power removal to meet secure transaction termination requirements. |
Pinout & Package
HVQFN32 package: plastic thermal-enhanced very thin quad flat package, no leads, 5 mm × 5 mm × 0.85 mm body, 32 terminals, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| I/OUC (Pin 1) | Host data I/O line | Bi-directional interface to host controller with 10 kΩ internal pull-up to VDD(INTF); isolated from card-side VCC domain. |
| CMDVCCN (Pin 3) | Activation command input | Active-low signal initiating full card power-up sequence; also controls entry into deep shutdown when held high with EN_5V/3VN/EN_1.8VN low. |
| VCC (Pin 22) | Smart card supply output | Regulated 5 V / 3 V / 1.8 V output decoupled by two 220 nF MLCCs; delivers up to 65 mA (5 V/3 V) or 35 mA (1.8 V). |
| RST (Pin 23) | Card reset output | Active-high reset signal to card (C2 contact); synchronized to activation sequence with precise timing relative to VCC ramp and CLK enable. |
| CLK (Pin 24) | Card clock output | ISO 7816 C3 clock output with 45–55 % duty cycle; frequency set synchronously via CLKDIV1/CLKDIV2 (fXTAL, /2, /4, /8). |
| PRESN (Pin 30) | Card presence input | Active-low mechanical switch input with built-in 4.05 ms debounce - eliminates false card-insertion/removal detection in noisy connector environments. |
Key Features
| Feature | Design Value |
|---|---|
| Triple-voltage card supply generation | Single IC supports 5 V, 3 V, and 1.8 V smart cards without external regulators or voltage translators - reduces BOM count and layout complexity. |
| Hardware-automated activation/deactivation | Full sequence (VCC ramp, CLK enable, RST assert/deassert, I/O enable/disable) executed autonomously - eliminates firmware timing-critical code and improves system reliability. |
| Independent dual-supply I/O domains | VCC-referenced card signals and VDD(INTF)-referenced host signals allow mixed-voltage system integration (e.g., 1.8 V MCU + 5 V card) without level shifters. |
| Integrated fault detection and response | Detects short-circuit, card removal, supply undervoltage, and overheating - triggers immediate OFFN assertion and emergency deactivation to protect card and host. |
| EMV 4.3 compliance (C2 version) | This TDA8035HN/C1,157 variant supports Pay TV and electronic payment applications requiring EMVCo Level 1 certification for secure transaction processing. |
Applications
| Pay TV Conditional Access | EMV Banking Card Readers |
|---|---|
Use Scenario: Integrated in set-top box or media gateway to authenticate subscriber smart cards for content decryption. IC Role / Device Role / Timing Role: Smart card interface controller managing VCC, CLK, RST, and I/O per ISO 7816-3; handles secure session initiation and termination. Use Value: Enables ultra-low standby current (0.1 µA) to extend battery life in portable decoders and meets stringent ESD immunity (>8 kV) for field-reliable deployment. | Use Scenario: Embedded in point-of-sale (POS) terminals or ATM front-ends for chip-and-PIN transaction processing. IC Role / Device Role / Timing Role: ISO 7816 physical layer interface with EMV 4.3-compliant voltage regulation, clock generation, and fault-safe deactivation. Use Value: Guarantees <250 µs deactivation time to prevent residual card power during secure session teardown, satisfying PCI PTS timing mandates. |
| Secure ID Authentication | Government e-Passport Readers |
Use Scenario: Used in physical access control systems to read PKI-based identity cards for facility entry. IC Role / Device Role / Timing Role: Contact reader IC providing regulated 3 V supply, 10 MHz clock, and protected bidirectional I/O lines for secure APDU exchange. Use Value: Built-in thermal and short-circuit protection ensures uninterrupted operation in unattended kiosks exposed to environmental stress or user mishandling. | Use Scenario: Deployed in border control e-gates to interface with biometric e-passports compliant with ICAO Doc 9303. IC Role / Device Role / Timing Role: High-integrity smart card interface supporting 5 V and 3 V card profiles, with precise VCC ripple control (<300 mV p-p) for stable RF coupling. Use Value: Dual-supply I/O architecture isolates host MCU logic (1.8 V/3.3 V) from card domain, preventing ground bounce interference during high-speed data transfer. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart card interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SLB9670TT20 | Trusted Platform Module (TPM) with integrated smart card controller; requires external VCC regulator and lacks autonomous activation sequencing. | Designed for PC platform security (TPM 2.0), not standalone ISO 7816 reader systems. | Select TDA8035HN/C1,157 for dedicated, low-power, self-contained contact reader designs; SLB9670TT20 only where TPM functionality is mandatory. |
| TDA8024HN/C1 | Predecessor IC; lacks 1.8 V support, higher deep shutdown current (1 µA vs. 0.1 µA), no EMV 4.3 C2 certification. | Legacy banking terminals where 1.8 V cards are not required and lifecycle support is prioritized over new feature adoption. | TDA8035HN/C1,157 offers direct software compatibility and enhanced power efficiency - upgrade recommended unless 1.8 V support is unnecessary. |
Compared with SLB9670TT20 and TDA8024HN/C1, the TDA8035HN/C1,157 uniquely combines triple-voltage card supply, sub-µA deep shutdown, hardware-automated sequences, and EMV 4.3 readiness - making it the optimal choice for next-generation secure, portable, and standards-compliant smart card readers.
Availability
TDA8035HN/C1,157 is available at Aetrix Electronics and suitable for Pay TV conditional access modules, EMV-compliant banking terminals, and government e-passport readers requiring stable component supply, long-term lifecycle assurance, and certified smart card interface performance.
Supply support for TDA8035HN/C1,157 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and IoT applications, with deep expertise in contactless and contact smart card technologies.
The TDA8035HN/C1,157 belongs to NXP's contact smart card reader IC product line, engineered specifically to replace legacy readers with lower power consumption, higher integration, and enhanced security features for financial, identification, and pay-TV markets.
FAQ
What is the primary function of the TDA8035HN/C1,157 in a smart card system?
The TDA8035HN/C1,157 serves as a fully integrated contact smart card interface controller. It generates regulated 5 V / 3 V / 1.8 V supply for the card (VCC), provides ISO 7816-compliant clock (CLK) and reset (RST) signals, manages bidirectional data I/O, and executes autonomous activation/deactivation sequences - eliminating the need for discrete regulators, level shifters, or timing-critical firmware. Its design centers on secure, low-power, standards-compliant smart card interfacing.
Does the TDA8035HN/C1,157 support EMV 4.3 certification?
Yes, the TDA8035HN/C1,157 is the C1 version of the device, and the C2 version (TDA8035HN/C2/S1) is explicitly certified for EMV 4.3 compliance per the official NXP datasheet. While the C1 variant shares identical functionality and electrical specifications, EMV 4.3 qualification applies specifically to the C2 version. For EMV-certified deployments, users must select the C2-marked part; the TDA8035HN/C1,157 remains suitable for non-EMV applications like Pay TV and generic ID readers.
How does the TDA8035HN/C1,157 achieve ultra-low power consumption in standby?
The TDA8035HN/C1,157 achieves 0.1 µA typical deep shutdown current by disabling all major functional blocks - including the crystal oscillator, DC-to-DC converter, and digital sequencer - while retaining only essential supervision circuitry (e.g., VDDP and VREG monitors). This state is entered when CMDVCCN is held HIGH and both EN_5V/3VN and EN_1.8VN are LOW. The internal oscillator operates at low frequency during standard shutdown (300–500 µA), but deep shutdown cuts power to all active analog and digital sections except critical supervisors.
Can the TDA8035HN/C1,157 operate with different host and card supply voltages?
Yes, the TDA8035HN/C1,157 supports independent supply domains: VDD(INTF) (1.6–3.6 V) powers host-side interfaces (I/OUC, CS, RSTIN), while VCC (5 V / 3 V / 1.8 V) powers the card-side signals (I/O, RST, CLK). This dual-supply architecture allows interfacing a 1.8 V microcontroller with a 5 V smart card without external level shifters - a key design advantage confirmed in Section 8.4 of the datasheet and enabled by separate internal pull-up resistors (10 kΩ to VDD(INTF) and VCC respectively).
What protection features does the TDA8035HN/C1,157 provide for smart card reliability?
The TDA8035HN/C1,157 provides comprehensive protection: thermal and short-circuit protection on all card contacts (VCC, I/O, RST, CLK, AUX1, AUX2, PRESN); >8 kV HBM ESD protection on card pins; supply supervision for VDDP, VREG, and VDD(INTF) with programmable PORADJ threshold; and filtered overload detection (~125 mA) on VCC that tolerates transient 200 mA spikes. These features collectively prevent card damage, ensure robust operation in harsh environments, and eliminate the need for most external protection components in certified reader designs.
TDA8035HN/C1,157 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Applications:
- -
- Interface:
- Analog
- Voltage - Supply:
- 2.7V ~ 5.5V
- Supplier Device Package:
- 32-HVQFN (5x5)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
TDA8035HN/C1,157 FAQ
1.How can I place an order for TDA8035HN/C1,157 through Aetrix?
Please submit a Request for Quotation (RFQ) for TDA8035HN/C1,157 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TDA8035HN/C1,157 reliable?
The price and inventory of TDA8035HN/C1,157 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TDA8035HN/C1,157 is usually 5 days.
3.What payment methods are accepted for TDA8035HN/C1,157?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TDA8035HN/C1,157 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TDA8035HN/C1,157?
TDA8035HN/C1,157 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TDA8035HN/C1,157 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TDA8035HN/C1,157?
For technical support, including TDA8035HN/C1,157 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TDA8035HN/C1,157 requirements.
6.How does Aetrix verify that TDA8035HN/C1,157 is sourced from the original manufacturer or authorized distributors?
All TDA8035HN/C1,157 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TDA8035HN/C1,157 meets industry standards.
7.What is the process for return or replacement of TDA8035HN/C1,157?
All TDA8035HN/C1,157 units undergo pre-shipment inspection (PSI). If there is an issue with TDA8035HN/C1,157, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TDA8035HN/C1,157 part is unused and in its original packaging.
Return procedure for TDA8035HN/C1,157:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TDA8035HN/C1,157 Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

