NXP Semiconductors TDA8763AM/4/C4,118
- Part No.:
- TDA8763AM/4/C4,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
TDA8763AM/4/C4,118.pdf
- Description:
- IC ADC 10BIT SIGMA-DELTA 28SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,083
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TDA8763AM/4/C4,118 from Philips Semiconductors is a 10-bit high-speed low-power analog-to-digital converter (ADC) designed for professional video digitization and transient signal capture. It delivers up to 40 MHz sampling rate, 9.4 effective bits at 4.43 MHz input with 40 MHz clock, and 175 mW typical power dissipation. Its CMOS-compatible In-Range (IR) outputs and external reference ladder support precision video data acquisition in broadcast and instrumentation systems.
For engineers reviewing the TDA8763AM/4/C4,118 datasheet, TDA8763AM/4/C4,118 pinout, TDA8763AM/4/C4,118 application, or TDA8763AM/4/C4,118 equivalent, this page provides verified technical context, package mapping, real-world use scenarios, and validated alternative options - all grounded in the official 1999 Philips product specification.
Technical Context
The TDA8763AM/4/C4,118 implements a flash-based ADC architecture with a resistor ladder reference network (VRB/VRM/VRT pins), enabling single-clock-cycle conversion and DC sampling capability. Its analog input accepts ±10 LSB at mid-scale with 5 pF input capacitance and no buffer or sample-and-hold circuit required.
It features dual digital supply domains (VCCD1/VCCD2), independent output-stage supply (VCCO = 3–5 V), and TTL/CMOS-compatible I/O with low-level AC clock support. The IR output indicates valid code range, while TC pin selects two's complement or binary coding - both confirmed in Table 2 of the datasheet.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit linear output with no missing codes guaranteed across full operating range. |
| Max Sampling Rate | 40 MHz - enables digitization of NTSC/PAL video baseband signals and radar pulses up to 15 MHz analog bandwidth. |
| Effective Bits | 9.4 bits at fin = 4.43 MHz, fclk = 40 MHz - quantifies real-world SNR performance including harmonics and noise. |
| Power Dissipation | 175 mW typical at 40 MHz - supports low-thermal-load designs in dense video processing boards. |
| Analog Input Range | 1.70–2.55 Vp-p referenced to AGND - matches standard video signal swing without external scaling. |
| Differential Non-linearity | ±0.5 LSB typical - ensures monotonicity critical for imaging and measurement accuracy. |
| Integral Non-linearity | ±0.8 LSB typical - limits code-dependent gain/offset errors in high-fidelity digitization. |
Pinout & Package
Package: SSOP28 (SOT341-1), plastic shrink small outline package; 28 leads; body width 5.3 mm; lead pitch 0.65 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK (1) | Clock input | Accepts low-level sine wave or CMOS/TTL edge; min rise/fall time 0.5 ns; drives internal sampling latch. |
| TC (2) | Two's complement control | Active LOW selection of two's complement output coding (vs. binary); referenced to DGND. |
| VCCA (3) | Analog supply voltage | +4.75 to +5.25 V analog domain supply; must be decoupled close to pin; ∆VCC vs VCCD ≤ ±0.2 V. |
| AGND (4) | Analog ground | Reference for VI, VRB, VRM, VRT; must be separated from DGND and OGND per layout guidelines. |
| n.c. (5) | No connection | Unbonded pad; leave unconnected and unstubbed on PCB. |
| VRB (6) | Reference bottom voltage | Bottom of resistor ladder; sets code 0 threshold; typical 1.3 V; requires external decoupling to AGND. |
| VRM (7) | Reference middle voltage | Midpoint of ladder; used for internal biasing; connected to AGND via external capacitor per Fig.14. |
| VI (8) | Analog input voltage | Differential input capacitance 5 pF; impedance 8 kΩ at 4.43 MHz; no buffer required. |
| VRT (9) | Reference top voltage | Top of resistor ladder; sets code 1023 threshold; typical 3.67 V; must be decoupled to AGND. |
| OE (10) | Output enable | Active LOW control of D9–D0 and IR outputs; enables 3-state operation for bus sharing. |
| VCCD2 (11) | Digital supply 2 | +4.75 to +5.25 V supply for internal logic; separate from VCCD1 to reduce noise coupling. |
| DGND2 (12) | Digital ground 2 | Return for VCCD2; must be tied to system DGND but kept physically separate from AGND. |
| VCCO (13) | Output stage supply | 3.0–5.25 V supply for CMOS output drivers; sets VOH/VOL levels; decoupled to OGND. |
| OGND (14) | Output ground | Return for VCCO and D9–D0/IR outputs; isolated from AGND/DGND to prevent digital noise injection. |
| n.c. (15) | No connection | Unbonded pad; may be tied to DGND per Fig.14 to reduce noise pickup. |
| D0–D9 (16–25) | Data outputs (LSB to MSB) | CMOS-level outputs; 1 mA drive strength; 15 pF load max; timing delay 10–15 ns depending on VCCO. |
| IR (26) | In-range indicator | Active HIGH when output code is within 0–1023; used for overflow/underflow detection in video sync circuits. |
| DGND1 (27) | Digital ground 1 | Return for VCCD1; forms dedicated digital ground plane with VCCD1/VCCD2 supplies. |
| VCCD1 (28) | Digital supply 1 | +4.75 to +5.25 V supply for core digital logic; routed separately from analog supplies. |
Key Features
| Feature | Design Value |
|---|---|
| One-clock-cycle conversion | Enables deterministic latency (3 ns sampling delay) essential for real-time video frame alignment. |
| External reference ladder control | Allows precise matching across multiple ADCs in parallel architectures using shared VRB/VRT sources. |
| In-Range (IR) CMOS output | Provides hardware-level validity flag for downstream FIFOs or FPGA logic without software polling. |
| No sample-and-hold or buffer required | Reduces BOM count and board area; simplifies layout by eliminating external active components. |
| Low analog input capacitance (5 pF) | Minimizes loading on source amplifiers; maintains signal integrity up to 350 MHz small-signal bandwidth. |
Applications
| Video Data Digitizing | Radar Pulse Analysis |
|---|---|
|
Use Scenario: Digitizing composite NTSC/PAL video signals in broadcast encoders and test equipment. IC Role / Device Role / Timing Role: Primary ADC capturing luminance/chrominance baseband at 4× color subcarrier (14.318 MHz) with 40 MHz clock. Use Value: 9.4 effective bits and <0.8% differential gain error ensure broadcast-grade color fidelity without post-processing correction. |
Use Scenario: Capturing short-duration RF pulses in ground-based radar receivers and electronic warfare systems. IC Role / Device Role / Timing Role: High-speed front-end digitizer sampling pulse envelopes at up to 15 MHz analog bandwidth. Use Value: 40 MHz sampling and 1.5 ns analog settling time preserve pulse rise/fall edge integrity for accurate TOF calculation. |
| Transient Signal Analysis | Medical Imaging Acquisition |
|
Use Scenario: Recording fast electrical transients in oscilloscopes, power quality analyzers, and fault detection systems. IC Role / Device Role / Timing Role: Core ADC in digitizing front-end with DC-coupled input and 50 ns full-scale step response. Use Value: DC sampling capability and ±0.5 LSB DNL enable accurate amplitude and timing measurement of nanosecond-scale events. |
Use Scenario: Converting analog outputs from ultrasound transducer arrays and MRI gradient amplifiers. IC Role / Device Role / Timing Role: Low-noise ADC in medical imaging chain where SNR directly impacts image contrast resolution. Use Value: 58 dB SNRFS and −64 dB THD suppress harmonic artifacts that degrade diagnostic clarity in grayscale imaging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9203ARUZ | 10-bit, 40 MSPS, 3 V supply only; integrated reference; no external VRB/VRT pins. | Lower power (100 mW), but lacks programmable reference ladder and IR output. | Select when board space is constrained and fixed 3 V rail is available; not suitable for multi-ADC reference matching. |
| TDA8768AM/4 | Same family; 10-bit, 40 MSPS; includes on-chip PLL and sync logic for multi-channel video timing. | Designed specifically for multi-chip video digitization with embedded synchronization; higher pin count (32-pin). | Choose for broadcast-grade multi-channel systems requiring genlock and frame alignment; not drop-in compatible. |
Compared with AD9203ARUZ and TDA8768AM/4, the TDA8763AM/4/C4,118 uniquely balances external reference flexibility, IR status signaling, and SSOP28 footprint - making it optimal for legacy video digitizers and instrumentation where reference calibration and overflow detection are design-critical.
Availability
TDA8763AM/4/C4,118 is available at Aetrix Electronics and suitable for video data digitizing, radar pulse analysis, and transient signal analysis requiring stable component supply across industrial and broadcast equipment lifecycles.
Supply support for TDA8763AM/4/C4,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Philips Semiconductors (now NXP Semiconductors) is a global semiconductor innovator with leadership in analog, mixed-signal, and video processing ICs.
The TDA8763A series was developed for professional video digitization and high-fidelity transient capture, emphasizing low-power, high-linearity, and flexible reference architecture in compact surface-mount packages.
FAQ
What is the maximum clock frequency supported by the TDA8763AM/4/C4,118?
The TDA8763AM/4/C4,118 supports a maximum clock frequency of 40 MHz, as explicitly specified in the Quick Reference Data table and confirmed in the Switching Characteristics section. This rating applies under standard operating conditions (Tamb = 0 to +70 °C, VCCA/VCCD = 4.75–5.25 V). Exceeding 40 MHz may result in degraded INL/DNL or missing codes, and the device is not characterized beyond this limit.
Does the TDA8763AM/4/C4,118 require an external sample-and-hold circuit?
No, the TDA8763AM/4/C4,118 does not require an external sample-and-hold circuit. The datasheet explicitly states "No sample-and-hold circuit required" in the FEATURES section and confirms in the GENERAL DESCRIPTION that the device performs direct sampling. Its 1.5 ns analog input settling time and 5 pF input capacitance allow direct connection to well-driven sources such as video amplifiers or RF mixers.
What is the function of the IR pin on the TDA8763AM/4/C4,118?
The IR (In-Range) pin on the TDA8763AM/4/C4,118 is an active-HIGH CMOS output that indicates whether the current digital output code falls within the valid 0–1023 range. As shown in Table 1, IR = 0 for underflow (VI < 1.475 V) and overflow (VI > 3.495 V), and IR = 1 for all codes 0–1023. This enables hardware-level overflow/underflow detection without reading D9–D0 data.
Can the TDA8763AM/4/C4,118 operate with a 3.3 V digital supply?
Yes, the TDA8763AM/4/C4,118 supports 3.3 V for its output-stage supply (VCCO), which ranges from 3.0 to 5.25 V per the CHARACTERISTICS table. However, its analog (VCCA) and core digital (VCCD1/VCCD2) supplies require 4.75–5.25 V and are not rated for 3.3 V operation. Using 3.3 V on VCCA or VCCD violates Absolute Maximum Ratings and risks functional failure.
What reference voltage configuration is required for the TDA8763AM/4/C4,118?
The TDA8763AM/4/C4,118 requires three external reference voltages applied to VRB (bottom), VRM (middle), and VRT (top) pins. Typical values are VRB = 1.3 V and VRT = 3.67 V, yielding a 2.37 V differential reference. These must be decoupled individually to AGND per Fig.14. The device contains no internal reference; all reference generation and regulation must be provided externally.
TDA8763AM/4/C4,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 40M
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- Sigma-Delta
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
TDA8763AM/4/C4,118 FAQ
1.How can I place an order for TDA8763AM/4/C4,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for TDA8763AM/4/C4,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TDA8763AM/4/C4,118 reliable?
The price and inventory of TDA8763AM/4/C4,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TDA8763AM/4/C4,118 is usually 5 days.
3.What payment methods are accepted for TDA8763AM/4/C4,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TDA8763AM/4/C4,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TDA8763AM/4/C4,118?
TDA8763AM/4/C4,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TDA8763AM/4/C4,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TDA8763AM/4/C4,118?
For technical support, including TDA8763AM/4/C4,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TDA8763AM/4/C4,118 requirements.
6.How does Aetrix verify that TDA8763AM/4/C4,118 is sourced from the original manufacturer or authorized distributors?
All TDA8763AM/4/C4,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TDA8763AM/4/C4,118 meets industry standards.
7.What is the process for return or replacement of TDA8763AM/4/C4,118?
All TDA8763AM/4/C4,118 units undergo pre-shipment inspection (PSI). If there is an issue with TDA8763AM/4/C4,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TDA8763AM/4/C4,118 part is unused and in its original packaging.
Return procedure for TDA8763AM/4/C4,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TDA8763AM/4/C4,118 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

