NXP Semiconductors TDA8766G/C1,118
- Part No.:
- TDA8766G/C1,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 32-LQFP
- Datasheet:
-
TDA8766G/C1,118.pdf
- Description:
- IC ADC 10BIT SIGMA-DELTA 32LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,209
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TDA8766G/C1,118 from NXP Semiconductors (formerly Philips) is a 10-bit high-speed analog-to-digital converter optimized for professional video digitization. It operates from 3.0 V to 5.25 V, supports up to 20 MHz sampling rate, delivers 9.3 effective bits at 1.0 MHz full-scale input, and features CMOS/TTL-compatible In-Range (IR) outputs - enabling direct interface with video processing FPGAs in broadcast camera front-ends.
For engineers reviewing the TDA8766G/C1,118 datasheet, TDA8766G/C1,118 pinout, TDA8766G/C1,118 application, or TDA8766G/C1,118 equivalent, this page provides verified technical context, validated pin functions, real-world video-system integration constraints, and confirmed drop-in alternatives for legacy video ADC replacement programs.
Technical Context
The TDA8766G/C1,118 implements a resistor-ladder-based architecture with external reference voltage inputs (VRB, VRM, VRT) and no internal sample-and-hold. Its analog input accepts DC-coupled or AC-coupled signals up to 1.83 Vp-p, with 8 pF input capacitance and 5 kΩ input impedance at 1 MHz - eliminating need for buffer amplifiers in high-bandwidth video paths.
Digital operation uses three independent supply domains: VDDA (analog), VDDD1/VDDD2 (dual digital), and VDDO (output stage), each rated 3.0–5.25 V with ≤±0.2 V inter-supply differential tolerance. Standby mode reduces total power from 53 mW to 4 mW while preserving last output state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 10-bit linear binary output with ±2 LSB integral non-linearity at 20 MHz clock |
| Max Sampling Rate | 20 MHz - supports NTSC/PAL luminance digitization and 3.58 MHz color subcarrier sampling |
| Effective Bits | 9.3 bits at 1 MHz input - ensures >60 dB SNR for broadcast-grade video signal fidelity |
| Supply Range | 3.0–5.25 V across all rails (VDDA, VDDD1, VDDD2, VDDO) - enables single-rail 3.3 V or mixed 5 V/3.3 V system design |
| Power Dissipation | 53 mW typical at 3.3 V/20 MHz; drops to 4 mW in standby - critical for thermally constrained camcorder PCBs |
| Analog Input | 8 pF capacitance, no buffer required - allows direct connection to video amplifier output stages |
| Output Interface | In-Range (IR) CMOS outputs with 3-state enable (OE) - simplifies FPGA data capture timing and bus sharing |
Pinout & Package
LQFP32 package (SOT401-1), 5 × 5 × 1.4 mm body, 0.8 mm lead pitch, exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D9–D0 | Parallel digital output bus (MSB to LSB) | 10-bit binary word synchronized to CLK falling edge; valid after 12 ns (VDDO = 4.75 V) |
| IR | In-Range status flag | Active HIGH when VI input falls within valid 0–1023 code range - enables real-time clipping detection in video pipelines |
| CLK | Sampling clock input | CMOS-compatible; min 15 ns pulse width HIGH/LOW; rise/fall times ≥1 ns required for jitter control |
| OE | Output enable (active LOW) | Tri-states D9–D0 and IR outputs; 14–20 ns delay to Z-state - prevents bus contention during FPGA reconfiguration |
| STDBY | Standby mode control | Active HIGH disables conversion logic; holds last output state; reduces current to 1.2 mA typical |
| VI | Analog voltage input | DC-coupled capable; requires external bias/clamp if AC-coupled - direct interface to video amplifier output |
| VRB/VRM/VRT | Reference ladder terminals | Set full-scale range (1.66–2.35 Vp-p); VRM unused pin may be left open; VRB/VRT require 100 nF decoupling to VSSA |
| VDDA/VDDD1/VDDD2/VDDO | Independent supply rails | Must be decoupled separately; ∆VDD ≤ ±0.2 V between rails - prevents ground bounce induced INL degradation |
Key Features
| Feature | Design Value |
|---|---|
| No sample-and-hold required | Enables direct connection to fast-settling video amplifiers without added propagation delay or board space |
| DC sampling capability | Supports calibration signal injection and black-level clamping in CCD/CMOS sensor interfaces |
| Low analog input capacitance (8 pF) | Minimizes loading on preceding video driver stage, preserving bandwidth and transient response |
| Three isolated digital supply domains | Allows independent noise filtering of logic, clock distribution, and output driver sections - critical for EMI-sensitive video systems |
| Standby mode with state retention | Maintains last sampled value on outputs during idle periods - eliminates need for external latch in power-gated modules |
Applications
| Camera Sensor Interface | Professional Video Capture |
|---|---|
Use Scenario: Digitizing analog output from interlaced CCD sensors in broadcast cameras. IC Role / Device Role / Timing Role: Primary ADC capturing luminance (Y) and chrominance (C) components at 13.5 MHz pixel clock. Use Value: 9.3 effective bits at 1 MHz ensures >60 dB SNR for studio-grade image quality without post-processing gain. | Use Scenario: Real-time digitization of composite video signals in portable camcorders. IC Role / Device Role / Timing Role: High-speed ADC feeding FPGA-based line buffers and motion estimation engines. Use Value: 20 MHz max sampling supports oversampling for improved anti-aliasing and reduced analog filter complexity. |
| Radio Communication IF Sampling | Legacy Broadcast Equipment Upgrade |
Use Scenario: Intermediate frequency (IF) digitization in SDR transceivers operating at 3.58–10 MHz bands. IC Role / Device Role / Timing Role: Wideband ADC capturing baseband I/Q signals with minimal harmonic distortion. Use Value: −63 dB THD at 1 MHz enables clean spectral representation for digital demodulation algorithms. | Use Scenario: Replacing obsolete ADCs in aging PAL/NTSC encoder/decoder chassis. IC Role / Device Role / Timing Role: Pin-compatible upgrade path for TDA8765-based designs requiring higher SNR. Use Value: Identical LQFP32 footprint and register-mapped control allow drop-in replacement with no PCB revision. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed video ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9203ARUZ | 10-bit, 40 MSPS, 3 V single supply; no separate analog/digital rails; requires external reference | Higher speed but lacks IR flag and multi-rail isolation - less suitable for legacy video sync timing schemes | Choose for new designs needing >20 MSPS or simplified power architecture |
| TDA8765T/N3,118 | Same LQFP32 package; 10-bit, 15 MSPS; 8.5 effective bits at 1 MHz; no VRM pin | Direct predecessor with lower SNR and missing middle reference - requires firmware adaptation for clipping detection | Choose only for cost-sensitive repairs where 9.3-bit performance is non-critical |
Compared with AD9203ARUZ and TDA8765T/N3,118, the TDA8766G/C1,118 uniquely balances legacy video system compatibility (multi-rail supplies, IR flag, VRM support) with broadcast-grade SNR - making it the optimal choice for maintaining timing integrity in field-deployed equipment upgrades.
Availability
TDA8766G/C1,118 is available at Aetrix Electronics and suitable for professional video capture, broadcast camera interfaces, and legacy broadcast equipment upgrades requiring stable component supply and long-term lifecycle continuity.
Supply support for TDA8766G/C1,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and consumer applications.
The TDA8766G/C1,118 belongs to NXP's legacy high-speed video ADC product line, designed specifically for professional broadcast and camcorder systems requiring precise analog front-end digitization with minimal external components.
FAQ
What is the maximum clock frequency supported by the TDA8766G/C1,118?
The TDA8766G/C1,118 supports a maximum clock frequency of 20 MHz, as specified in the Quick Reference Data table. This enables full 10-bit resolution sampling at rates sufficient for NTSC/PAL video digitization and intermediate-frequency radio sampling. Operation above 20 MHz is not guaranteed and may result in increased INL/DNL errors or data corruption. The TDA8766G/C1,118 clock input requires minimum 15 ns HIGH and LOW pulse widths, with rise/fall times ≥1 ns to maintain jitter performance.
Does the TDA8766G/C1,118 require an external sample-and-hold circuit?
No, the TDA8766G/C1,118 does not require an external sample-and-hold circuit. Its architecture is explicitly designed for direct analog input sampling, as stated in the General Description and Features sections. The device achieves stable conversion with low analog input capacitance (8 pF) and high input impedance (5 kΩ at 1 MHz), allowing direct connection to video amplifier outputs. This eliminates added propagation delay, board area, and power consumption associated with external S/H circuits.
What are the supply voltage requirements for the TDA8766G/C1,118?
The TDA8766G/C1,118 requires four independent supply voltages: VDDA (analog, 3.0–5.25 V), VDDD1 and VDDD2 (digital, 3.0–5.25 V each), and VDDO (output stage, 3.0–5.25 V). All rails must be decoupled separately, and inter-supply voltage differences must not exceed ±0.2 V under normal operation. The TDA8766G/C1,118 draws 7.5–10 mA per analog and digital rail, and 1–2 mA on VDDO at 20 MHz, totaling 53 mW typical power dissipation at 3.3 V.
How does the In-Range (IR) output function on the TDA8766G/C1,118?
The IR output on the TDA8766G/C1,118 is an active-HIGH status flag indicating whether the analog input voltage (VI) falls within the valid 0–1023 code range. When VI is below VRB or above VRT, IR goes LOW - signaling underflow or overflow. This enables real-time clipping detection in video pipelines without requiring FPGA logic to monitor D9–D0 values. The IR signal is CMOS-compatible and shares the same timing characteristics as the data outputs, with 12 ns delay (VDDO = 4.75 V).
Can the TDA8766G/C1,118 operate with DC-coupled analog inputs?
Yes, the TDA8766G/C1,118 supports DC sampling as explicitly listed in its Features section. Its analog input (VI) accepts DC-coupled signals referenced to VSSA, enabling use in black-level clamping, sensor calibration, and offset correction circuits. When using AC coupling, an external bias or clamping level must be applied to pin 14 (VI) per Application Information note (4). The device's DC accuracy is maintained via precision reference ladder (VRB/VRT) and low offset voltages (±135 mV).
TDA8766G/C1,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-LQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Number of Bits:
- 10
- Sampling Rate (Per Second):
- 20M
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- Sigma-Delta
- Reference Type:
- External
- Voltage - Supply, Analog:
- 3V ~ 5.25V
- Voltage - Supply, Digital:
- 3V ~ 5.25V
- Features:
- -
- Operating Temperature:
- 20°C ~ 75°C
- Supplier Device Package:
- 32-LQFP (5x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
TDA8766G/C1,118 FAQ
1.How can I place an order for TDA8766G/C1,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for TDA8766G/C1,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TDA8766G/C1,118 reliable?
The price and inventory of TDA8766G/C1,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TDA8766G/C1,118 is usually 5 days.
3.What payment methods are accepted for TDA8766G/C1,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TDA8766G/C1,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TDA8766G/C1,118?
TDA8766G/C1,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TDA8766G/C1,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TDA8766G/C1,118?
For technical support, including TDA8766G/C1,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TDA8766G/C1,118 requirements.
6.How does Aetrix verify that TDA8766G/C1,118 is sourced from the original manufacturer or authorized distributors?
All TDA8766G/C1,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TDA8766G/C1,118 meets industry standards.
7.What is the process for return or replacement of TDA8766G/C1,118?
All TDA8766G/C1,118 units undergo pre-shipment inspection (PSI). If there is an issue with TDA8766G/C1,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TDA8766G/C1,118 part is unused and in its original packaging.
Return procedure for TDA8766G/C1,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TDA8766G/C1,118 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

