Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Video Processing

NXP Semiconductors TDA9981BHL/15/C1,5

Name: TDA9981BHL/15/C1,5
Brand: NXP Semiconductors
SKU: TDA9981BHL/15/C1,5
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TDA9981BHL/15/C1,5

Manufacturer:: NXP Semiconductors

Category:: Video Processing

Package:: 80-LQFP

Datasheet:: TDA9981BHL/15/C1,5.pdf

Description:: IC VIDEO TRANSMITTER 80LQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,807

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TDA9981BHL/15/C1,5 from NXP Semiconductors is an HDMI 1.2a-compliant transmitter supporting up to 150 MHz pixel rate, 3 × 8-bit RGB/YCbCr video input, four I2S-bus audio streams (up to 192 kHz), and S/PDIF audio. It integrates programmable input formatting, color space conversion (RGB ↔ YCbCr), and dual-PLL clock generation for HDMI/DVI output. Used in set-top boxes and AV receivers requiring high-fidelity digital video/audio interface conversion.

For engineers reviewing the TDA9981BHL/15/C1,5 datasheet, TDA9981BHL/15/C1,5 pinout, TDA9981BHL/15/C1,5 application, or TDA9981BHL/15/C1,5 equivalent, key selection criteria include HDMI 1.2a compliance, 150 MHz pixel clock support, triple 8-bit video port mapping, 1.8 V/3.3 V dual-supply operation, and I²C-based configuration of video format, color space, and audio routing.

Technical Context

The TDA9981BHL/15/C1,5 implements two independent PLLs: one for double-edge sampling of the VCLK input to support 150 MHz pixel rates, and another for generating the 10× HDMI serial clock. Its video input processor accepts RGB 4:4:4, YCbCr 4:4:4, YCbCr 4:2:2 semi-planar (up to 2×12-bit), and ITU-R BT.656–like formats with embedded or external sync.

Audio handling includes four configurable I2S-bus ports (AP1–AP4) for up to eight channels, plus dedicated AP6 for S/PDIF (IEC 60958/61937), with automatic clock recovery or optional MCLK (AP5) input. All video and audio paths are fully programmable via I²C-bus slave interface (A0/A1 address pins).

Key Specifications

Parameter	Value and Actual Design Meaning
Max Pixel Clock	150 MHz - supports 1080p60 RGB/YCbCr 4:4:4 video input with embedded or external synchronization
Video Input Bus	3 × 8-bit parallel - three independent video ports (VPA/VPC/VPB) configurable for RGB, YCbCr 4:4:4, or YCbCr 4:2:2 formats
Audio Support	4 × I2S + 1 × S/PDIF - enables simultaneous 8-channel uncompressed PCM or compressed multi-channel (Dolby Digital/DTS) audio transport
Supply Voltages	1.8 V core (VDDC), 3.3 V analog/digital (VDDA/VDDD/VDDH) - requires separate low-noise LDOs per domain for optimal signal integrity
HDMI Output	26–36 Ω differential impedance - compliant with HDMI 1.2a electrical specs; TXC/TX0–TX2 differential pairs support TMDS signaling
Power Dissipation	515.5 mW typical at 150 MHz - includes active video/audio processing; drops to 14 mW in power-down mode via I²C register control
I²C Interface	Standard-mode (100 kHz) slave - A0/A1 pins set 7-bit address; DDC/I²C buses are 5 V tolerant with internal pull-up requirements

Pinout & Package

LQFP80 package (SOT315-1), 12 × 12 × 1.4 mm body, 0.5 mm pitch, 80 leads.

Pin/Terminal	Circuit Role	Design Meaning
VPA[7:0]	Video Port A input bus	Configurable as R[7:0], CB[7:0], or Y[7:0] depending on video format and register settings
VPB[7:0]	Video Port B input bus	Configurable as G[7:0], Y[7:0], or CR[7:0]; used with VPA/VPC for 3×8-bit RGB/YCbCr alignment
VPC[7:0]	Video Port C input bus	Configurable as B[7:0], CR[7:0], or Y[7:0]; completes full 3×8-bit parallel video path
TXC+/TXC−, TX0+/TX0−, TX1+/TX1−, TX2+/TX2−	HDMI TMDS differential outputs	Four differential pairs for HDMI clock and three data channels; require controlled 100 Ω differential PCB traces
INT	Interrupt output	Open-drain, 5 V tolerant; signals hot-plug detect, RxSense, or other HDMI link events to host microcontroller
RST_N	Hard reset input	Active-low asynchronous reset; initializes all registers and disables HDMI output until I²C reconfiguration

Key Features

Feature	Design Value
Programmable Input Formatter	Supports RGB, YCbCr 4:4:4, YCbCr 4:2:2 semi-planar, and ITU656-like formats with selectable rising/falling/double-edge sampling on VCLK
Color Space Converter	Fully programmable RGB ↔ YCbCr conversion with bypass option; coefficients adjustable via I²C for precise gamma/color fidelity
Dual PLL Architecture	Separate PLLs for video input sampling (2×VCLK) and HDMI serialization (10×fs); eliminates need for external clock synthesizers
Flexible Audio Routing	I²C-selectable audio source: either four I2S ports (AP1–AP4) for 8-channel PCM or AP6 S/PDIF for compressed multi-channel bitstreams
Hot-Plug Detect (HPD)	5 V tolerant HPD input monitors display connection status; triggers INT assertion and enables automatic EDID read sequence

Applications

Set-Top Box (STB)	AV Receiver / Amplifier
Use Scenario: Converting decoded MPEG-2/4 video and Dolby Digital audio from tuner or storage into HDMI output for flat-panel display. IC Role / Device Role / Timing Role: HDMI transmitter bridging baseband video/audio processors to HDMI sink; handles format adaptation, color space conversion, and TMDS serialization. Use Value: Enables 1080p60 output with embedded audio using single-chip solution; supports both I2S (multi-channel PCM) and S/PDIF (compressed bitstream) inputs without external muxing.	Use Scenario: Receiving HDMI input from multiple sources and retransmitting processed audio/video to display and speakers. IC Role / Device Role / Timing Role: HDMI repeater transmitter; accepts HDMI input via external receiver, processes video/audio, and retransmits via its own TMDS outputs. Use Value: Provides full HDMI 1.2a compliance including HDCP-ready signaling path; supports deep color and xvYCC metadata embedding when enabled via I²C.
DVD/Blu-ray Player	Media Center PC / Graphics Add-in Board
Use Scenario: Driving HDMI output from DVD player SoC delivering 480p/720p/1080i video and LPCM/DTS audio streams. IC Role / Device Role / Timing Role: Final-stage HDMI serializer; converts parallel video/audio from decoder ASIC into compliant TMDS stream with embedded audio packets. Use Value: Supports 192 kHz audio sampling and 150 MHz pixel clock - sufficient for 1080p60 RGB 4:4:4 with zero frame buffering delay.	Use Scenario: Adding HDMI output capability to legacy PCI Express graphics cards or embedded media center motherboards. IC Role / Device Role / Timing Role: Video interface bridge IC; accepts LV-TTL/CMOS video from GPU framebuffer and generates HDMI-compliant differential output. Use Value: Eliminates need for discrete level shifters or clock generators; integrated 1.8 V/3.3 V power domains simplify board-level power design.

Set-Top Box (STB)

AV Receiver / Amplifier

Use Scenario: Converting decoded MPEG-2/4 video and Dolby Digital audio from tuner or storage into HDMI output for flat-panel display.

IC Role / Device Role / Timing Role: HDMI transmitter bridging baseband video/audio processors to HDMI sink; handles format adaptation, color space conversion, and TMDS serialization.

Use Value: Enables 1080p60 output with embedded audio using single-chip solution; supports both I2S (multi-channel PCM) and S/PDIF (compressed bitstream) inputs without external muxing.

Use Scenario: Receiving HDMI input from multiple sources and retransmitting processed audio/video to display and speakers.

IC Role / Device Role / Timing Role: HDMI repeater transmitter; accepts HDMI input via external receiver, processes video/audio, and retransmits via its own TMDS outputs.

Use Value: Provides full HDMI 1.2a compliance including HDCP-ready signaling path; supports deep color and xvYCC metadata embedding when enabled via I²C.

DVD/Blu-ray Player

Media Center PC / Graphics Add-in Board

Use Scenario: Driving HDMI output from DVD player SoC delivering 480p/720p/1080i video and LPCM/DTS audio streams.

IC Role / Device Role / Timing Role: Final-stage HDMI serializer; converts parallel video/audio from decoder ASIC into compliant TMDS stream with embedded audio packets.

Use Value: Supports 192 kHz audio sampling and 150 MHz pixel clock - sufficient for 1080p60 RGB 4:4:4 with zero frame buffering delay.

Use Scenario: Adding HDMI output capability to legacy PCI Express graphics cards or embedded media center motherboards.

IC Role / Device Role / Timing Role: Video interface bridge IC; accepts LV-TTL/CMOS video from GPU framebuffer and generates HDMI-compliant differential output.

Use Value: Eliminates need for discrete level shifters or clock generators; integrated 1.8 V/3.3 V power domains simplify board-level power design.

Equivalent & Alternatives

The following parts are listed as comparable options for similar HDMI transmitter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
THS8200IPFP	Single 165 MHz pixel clock; supports only RGB/YCbCr 4:4:4; no S/PDIF input; 1.8 V/3.3 V supply	Targeted at high-resolution RGB-only systems (e.g., industrial displays); lacks ITU656/YCbCr 4:2:2 support and compressed audio handling	Select THS8200IPFP only if application requires >150 MHz pixel rate and does not use YCbCr 4:2:2 or S/PDIF audio.
Si2177-A20-GM	Integrated tuner + HDMI transmitter; 1080p60 max; supports DVB-C/T/S; no I2S audio inputs; only S/PDIF	Designed for broadcast receiver front-end integration; not suitable as standalone video interface bridge	Choose Si2177-A20-GM only for tuner-integrated STB designs where RF demodulation and HDMI output are co-located.

Compared with THS8200IPFP and Si2177-A20-GM, the TDA9981BHL/15/C1,5 uniquely combines 150 MHz pixel rate, triple 8-bit video port flexibility, full YCbCr 4:2:2 support (ITU656/semi-planar), and dual-audio-path capability (I2S + S/PDIF) - making it optimal for cost-sensitive, multi-format consumer AV equipment.

Availability

TDA9981BHL/15/C1,5 is available at Aetrix Electronics and suitable for set-top boxes, AV receivers, DVD players, and media center PCs requiring stable component supply and HDMI 1.2a compliance with 150 MHz pixel clock support.

Supply support for TDA9981BHL/15/C1,5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer electronics.

The TDA9981BHL/15/C1,5 belongs to NXP's HDMI interface product line, designed specifically for high-fidelity digital video/audio transmission in cost-sensitive consumer AV equipment with flexible format support and minimal external components.

FAQ

What video input formats does the TDA9981BHL/15/C1,5 support?

The TDA9981BHL/15/C1,5 supports RGB 4:4:4 (3 × 8-bit), YCbCr 4:4:4 (3 × 8-bit), YCbCr 4:2:2 semi-planar (up to 2 × 12-bit), and YCbCr 4:2:2 ITU656–like (up to 1 × 12-bit) with embedded or external synchronization. Format selection and port mapping are configured via I²C registers, and double-edge sampling on VCLK enables full 150 MHz pixel rate support for all modes.

Does the TDA9981BHL/15/C1,5 support both I2S and S/PDIF audio simultaneously?

No - the TDA9981BHL/15/C1,5 supports either I2S-bus (via AP1–AP4) or S/PDIF (via AP6) at any given time, selected via I²C configuration. When S/PDIF is active, AP6 carries the bitstream and AP5 serves as optional MCLK input; when I2S is selected, AP0–AP4 handle word select and four stereo channels, enabling up to eight audio channels.

What is the function of the EXT_SWING pin on the TDA9981BHL/15/C1,5?

The EXT_SWING pin on the TDA9981BHL/15/C1,5 sets HDMI output voltage swing by connecting a fixed resistor between EXT_SWING and VDDH(3V3). This allows fine-tuning of TMDS differential amplitude to meet HDMI 1.2a specification limits (typically 26–36 Ω termination), ensuring signal integrity across varying cable lengths and sink impedances without requiring external amplifiers.

How is hot-plug detection implemented in the TDA9981BHL/15/C1,5?

The TDA9981BHL/15/C1,5 uses the 5 V-tolerant HPD pin to monitor display connection status. When a sink is attached, HPD is pulled high; the device detects this change and asserts the open-drain INT pin to notify the host controller. This triggers EDID read via DDC bus and HDMI link training - all managed internally without firmware intervention beyond initial I²C setup.

Can the TDA9981BHL/15/C1,5 operate with only 3.3 V supplies, or is the 1.8 V core supply mandatory?

The 1.8 V core supply (VDDC) is mandatory for the TDA9981BHL/15/C1,5 - it powers the digital core logic and cannot be omitted or replaced with 3.3 V. The device requires five distinct supplies: VDDC(1V8), VDDA(FRO_3V3), VDDA(PLL_3V3), VDDD(3V3), and VDDH(3V3), each with specified voltage ranges and decoupling requirements per the datasheet. Omitting VDDC(1V8) will prevent functional operation.

TDA9981BHL/15/C1,5 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 80-LQFP

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Function:: Transmitter

Applications:: Consumer Video

Standards:: HDMI 1.2a, ITU656

Control Interface:: I2C

Voltage - Supply:: 1.65V ~ 1.95, 3.0V ~ 3.6V

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 80-LQFP (12x12)

TDA9981BHL/15/C1,5 FAQ

1.How can I place an order for TDA9981BHL/15/C1,5 through Aetrix?

Please submit a Request for Quotation (RFQ) for TDA9981BHL/15/C1,5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TDA9981BHL/15/C1,5 reliable?

The price and inventory of TDA9981BHL/15/C1,5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TDA9981BHL/15/C1,5 is usually 5 days.

3.What payment methods are accepted for TDA9981BHL/15/C1,5?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TDA9981BHL/15/C1,5 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TDA9981BHL/15/C1,5?

TDA9981BHL/15/C1,5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TDA9981BHL/15/C1,5 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TDA9981BHL/15/C1,5?

For technical support, including TDA9981BHL/15/C1,5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TDA9981BHL/15/C1,5 requirements.

6.How does Aetrix verify that TDA9981BHL/15/C1,5 is sourced from the original manufacturer or authorized distributors?

All TDA9981BHL/15/C1,5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TDA9981BHL/15/C1,5 meets industry standards.

7.What is the process for return or replacement of TDA9981BHL/15/C1,5?

All TDA9981BHL/15/C1,5 units undergo pre-shipment inspection (PSI). If there is an issue with TDA9981BHL/15/C1,5, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TDA9981BHL/15/C1,5 part is unused and in its original packaging.

Return procedure for TDA9981BHL/15/C1,5:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…