My Inquiry
My Account
Texas Instruments TDP158RSBR
- Part No.:
- TDP158RSBR
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
TDP158RSBR.pdf
- Description:
- IC INTERFACE SPECIALIZED 40WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:6,852
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TDP158RSBR from Texas Instruments is an AC-coupled HDMI/DisplayPort dual-mode redriver IC that converts TMDS-level signals to HDMI 2.0b-compliant outputs at up to 6 Gbps, supporting 4K@60Hz (24 bpp), WUXGA 16-bit color, and 1080p high-refresh operation. It features programmable receiver equalization (up to 15.5 dB), independent lane pre-emphasis and slew rate control, and dual-rail power (1.1 V / 3.3 V) for low-power video interface extension in compact display systems.
For engineers reviewing the TDP158RSBR datasheet, TDP158RSBR pinout, TDP158RSBR application, or TDP158RSBR equivalent, key selection criteria include its 6 Gbps TMDS data rate support, HDMI 2.0b electrical compliance, I²C- or pin-strapped configuration, 40-pin WQFN package with full lane swap capability, and integrated DDC/HPD signal routing for source-sink handshaking in embedded display interconnects.
Technical Context
The TDP158RSBR implements a fixed-gain analog redriver architecture with four independent TMDS data lanes and one clock lane, each supporting AC-coupled differential input and HDMI 2.0b-compliant differential output. Its receiver stage includes a 15.5 dB fixed equalizer to compensate for channel loss from PCB traces or cables, while transmitter stage supports programmable pre-emphasis, output swing (via VSADJ resistor), and slew rate (via SLEW pin).
It operates in two mutually exclusive modes: HDMI mode (default on power-up) and DisplayPort dual-mode (enabled via I²C register configuration). Mode selection affects output voltage levels, pre-emphasis behavior, and DDC/SCDC timing - HDMI mode uses 75 Ω source termination and 600–1400 mVpp output swing, while DP mode supports three discrete swing levels (415–880 mVpp) and pre-emphasis ratios up to 7.2 dB per level.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | Up to 6 Gbps per lane - enables 4K@60Hz (24 bpp) HDMI 2.0b transmission over extended FR4 traces or passive cables. |
| Input Equalization | Fixed 15.5 dB gain - compensates up to ~15 dB of high-frequency loss at 3 GHz, suitable for 8-inch FR4 or 3-meter passive cable channels. |
| Output Swing Control | Voltage-adjustable via external VSADJ resistor (4.5–8 kΩ) - sets nominal 600–1400 mVpp TMDS output to meet HDMI 2.0b eye mask requirements. |
| Power Supply | Dual-rail: 1.1 V (VDD) for core logic/redriver analog, 3.3 V (VCC) for I/O/DDC/HPD - reduces active power to 200 mW at 6 Gbps. |
| Package | 40-pin WQFN, 5 mm × 5 mm, 0.4 mm pitch - thermally enhanced for high-density video PCB layouts with 3.7 °C/W junction-to-ambient thermal resistance. |
| Configuration Interface | I²C (400 kHz fast-mode) or pin-strapped (A0/A1/EQ1/EQ2/SLEW/TERM) - supports up to four devices on one bus with hardware address selection. |
Pinout & Package
40-pin, 0.4 mm pitch, 5 mm × 5 mm WQFN package (RSB) with exposed thermal pad. Pin 1 marked by top-side dot; pin numbering follows standard counter-clockwise sequence from top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN_D0p/n, IN_D1p/n, IN_D2p/n, IN_CLKp/n | Differential Input | AC-coupled TMDS input lanes (data 0–2, clock); internally terminated to 100 Ω; accepts 75–1200 mVpp differential swing. |
| OUT_D0n/p, OUT_D1n/p, OUT_D2n/p, OUT_CLKn/p | Differential Output | HDMI 2.0b-compliant TMDS outputs with programmable swing (600–1400 mVpp), pre-emphasis, and slew rate control. |
| VDD (pins 12,20,31,40) | Core Power Supply | 1.1 V supply for redriver analog core and digital logic; decoupling required near pins for noise immunity. |
| VCC (pins 11,37) | I/O Power Supply | 3.3 V supply for DDC, HPD, I²C, and output drivers; supports hot-plug detection and sink-side signaling. |
| OE (pin 36) | Operation Enable | Active-high enable; low state forces 8 mW shutdown mode and clears I²C registers - requires reinitialization on wake-up. |
| VSADJ (pin 18) | Output Swing Bias | External resistor sets TMDS output amplitude: 6 kΩ for HDMI+DP combo, 6.49 kΩ for HDMI-only compliance. |
| SLEW (pin 34) | Slew Rate Control | 3-level pin strap (L/NC/H) selects output edge rates: 203 ps (slow), 180 ps (mid), or 122 ps (fast) - critical for jitter control at 6 Gbps. |
| TERM (pin 16) | Source Termination | Selects output impedance: 75 Ω (H), 150 Ω (L), or no termination (NC) - auto-switches to 75 Ω when TMDS_CLOCK_RATIO_STATUS = 1. |
Key Features
| Feature | Design Value |
|---|---|
| AC-coupled dual-mode input | Accepts both HDMI and DisplayPort dual-mode physical layer inputs without DC biasing - eliminates need for external coupling capacitors on source side. |
| Full main-link lane swap | Hardware-configurable lane remapping (via SCL_CTL/SWAP pin) enables flexible PCB routing without redesign - supports HDMI mode only. |
| Fail-safe TMDS outputs | Outputs remain functional during HPD disconnect or OE deassertion - prevents display blanking during transient hot-plug events. |
| Integrated DDC/HPD routing | Separate source-side (SDA_SRC/SCL_SRC/HPD_SRC) and sink-side (SDA_SNK/SCL_SNK/HPD_SNK) interfaces - enables transparent EDID/SCDC communication across redriver. |
| Multi-level power management | Three distinct low-power states: Stage 1 standby (34 mW), Stage 2 standby (60 mW), and shutdown (8 mW) - triggered by HPD low, OE low, or register write. |
Applications
| Video Docking Station | Gaming Console Adapter |
|---|---|
Use Scenario: Extending HDMI 2.0b signals from laptop USB-C/Thunderbolt dock to multiple monitors with long cables or stacked PCB layers. IC Role / Device Role / Timing Role: Redriver placed between source SoC and HDMI connector to restore signal integrity degraded by trace loss and connector reflections. Use Value: Enables reliable 4K@60Hz output over 15-cm internal FR4 + 3-m passive cable by compensating >12 dB loss at 3 GHz with 15.5 dB EQ and precise 600–1400 mVpp swing control. | Use Scenario: Converting DisplayPort dual-mode output from gaming PC GPU to HDMI 2.0b input on high-refresh-rate monitor. IC Role / Device Role / Timing Role: AC-coupled level shifter operating in DP-mode to translate DP 1.1a/1.2 signals into HDMI 2.0b-compliant TMDS waveforms with matched voltage swing and pre-emphasis. Use Value: Maintains <0.5 UI jitter at 6 Gbps using programmable slew rate (122–203 ps) and 3-level pre-emphasis (0–7.2 dB), meeting HDMI 2.0b eye mask at TTP4_EQ. |
| Industrial All-in-One Panel | HDMI Dongle for Mobile Devices |
Use Scenario: Driving HDMI 2.0b interface in fanless industrial panel PC where thermal headroom limits active power to <300 mW. IC Role / Device Role / Timing Role: Low-power redriver with dual 1.1 V / 3.3 V rails and 200 mW active consumption - replaces higher-power retimers in space-constrained enclosures. Use Value: Achieves 6 Gbps operation at 200 mW (vs. typical 400+ mW for comparable retimers), reducing thermal load by 50% while maintaining HDMI 2.0b compliance. | Use Scenario: Miniaturized HDMI dongle converting USB-C Alt Mode DP signal to HDMI for smartphones/tablets. IC Role / Device Role / Timing Role: Compact 5 mm × 5 mm WQFN redriver enabling full 4K@60Hz support in sub-20 mm² dongle PCB area. Use Value: 40-pin RSB package with 0.4 mm pitch allows dense layout; integrated DDC/HPD routing eliminates external level shifters, saving ≥3 BOM components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar redriver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN75DP159RSB | Pin-compatible retimer (not redriver); includes CDR and adaptive equalization; supports DP 1.2 only, no HDMI mode. | Requires clean reference clock; suited for long-reach DP-to-DP links but cannot replace TDP158RSBR in HDMI-source applications. | Select SN75DP159RSB only when DP-to-DP signal regeneration with clock recovery is needed - not for HDMI extension or AC-coupled dual-mode use. |
| PTN3366BS | Single-lane HDMI redriver; 3.3 V only; max 3.4 Gbps; no I²C control; fixed 1200 mVpp output. | Limited to 1080p/144Hz or 2K@60Hz; lacks lane swap, slew control, or VSADJ adjustment - insufficient for 4K@60Hz HDMI 2.0b. | Choose PTN3366BS only for cost-sensitive 1080p applications with simple single-lane routing - not for multi-lane 4K or design flexibility needs. |
Compared with SN75DP159RSB and PTN3366BS, the TDP158RSBR uniquely combines HDMI 2.0b/DP dual-mode support, 6 Gbps per-lane capability, and full analog parameter control (swing, slew, termination, EQ) in a single 40-pin WQFN - making it the only option for compact, software-configurable 4K@60Hz HDMI extension without clock recovery.
Availability
TDP158RSBR is available at Aetrix Electronics and suitable for notebook docking stations, industrial all-in-one displays, and mobile HDMI dongles requiring stable component supply, HDMI 2.0b compliance, and low-power 4K signal extension.
Supply support for TDP158RSBR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity solutions for industrial, automotive, and consumer electronics.
The TDP158RSBR belongs to TI's high-speed interface redriver product line, designed specifically for HDMI 2.0b and DisplayPort dual-mode signal integrity restoration in space-constrained, thermally sensitive display systems.
FAQ
What is the maximum supported data rate for TDP158RSBR in HDMI mode?
The TDP158RSBR supports up to 6 Gbps per TMDS lane in HDMI mode, enabling full 4K@60Hz (3840×2160, 24 bpp) transmission with HDMI 2.0b electrical compliance. This rate is validated per HDMI 2.0b CTS test procedures and confirmed in Section 5.10 of the official datasheet (SLLSEX2F).
Does TDP158RSBR require an external clock source?
No, the TDP158RSBR does not require an external clock source. It is a redriver - not a retimer - and recovers timing directly from the incoming AC-coupled TMDS clock (IN_CLKp/n). The device uses this embedded clock to drive its output lanes without CDR circuitry, simplifying system design and reducing BOM count.
How is output voltage swing controlled on TDP158RSBR?
Output voltage swing on the TDP158RSBR is controlled via the VSADJ pin, which accepts an external resistor to set nominal TMDS output amplitude: 6 kΩ for HDMI+DP combination mode (600–1400 mVpp), or 6.49 kΩ for HDMI-only mode. This resistor adjusts internal bias current to meet HDMI 2.0b eye mask requirements without firmware intervention.
Can TDP158RSBR operate in DisplayPort mode and HDMI mode simultaneously?
No, the TDP158RSBR operates exclusively in one mode at a time: either HDMI mode (default on power-up) or DisplayPort dual-mode (enabled via I²C register write to configure DP-specific output swing and pre-emphasis). Mode selection is mutually exclusive and affects electrical characteristics, DDC timing, and register map behavior.
What thermal performance can be expected from the TDP158RSBR in a 4-layer PCB?
In a standard 4-layer PCB with 2 oz copper and adequate thermal vias under the exposed pad, the TDP158RSBR achieves a junction-to-board thermal resistance (RθJB) of 9.9 °C/W. At 200 mW active power and 25 °C ambient, this results in ~22 °C junction rise - well within the 105 °C max TJ rating and suitable for fanless industrial enclosures.
TDP158RSBR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- HDMI
- Interface:
- -
- Voltage - Supply:
- 3.3V
- Supplier Device Package:
- 40-WQFN (5x5)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
TDP158RSBR FAQ
1.How can I place an order for TDP158RSBR through Aetrix?
Please submit a Request for Quotation (RFQ) for TDP158RSBR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TDP158RSBR reliable?
The price and inventory of TDP158RSBR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TDP158RSBR is usually 5 days.
3.What payment methods are accepted for TDP158RSBR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TDP158RSBR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TDP158RSBR?
TDP158RSBR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TDP158RSBR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TDP158RSBR?
For technical support, including TDP158RSBR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TDP158RSBR requirements.
6.How does Aetrix verify that TDP158RSBR is sourced from the original manufacturer or authorized distributors?
All TDP158RSBR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TDP158RSBR meets industry standards.
7.What is the process for return or replacement of TDP158RSBR?
All TDP158RSBR units undergo pre-shipment inspection (PSI). If there is an issue with TDP158RSBR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TDP158RSBR part is unused and in its original packaging.
Return procedure for TDP158RSBR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TDP158RSBR Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
