NXP Semiconductors TEA1532AT/N1/DG,11
- Part No.:
- TEA1532AT/N1/DG,11
- Manufacturer:
- NXP Semiconductors
- Category:
- PFC (Power Factor Correction)
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TEA1532AT/N1/DG,11.pdf
- Description:
- IC PFC CTRLR CCM 75KHZ 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:3,362
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TEA1532AT/N1/DG,11 from NXP Semiconductors (formerly Philips) is a GreenChip™II primary-side quasi-resonant flyback SMPS controller IC for universal-input AC/DC adapters and chargers. It supports QR-DCM, fixed-frequency CCM, and cycle-skipping standby modes; delivers <300 mW no-load input power; integrates high-voltage BCD800 start-up; and enables compact, cost-effective 250 W-class supplies.
For engineers reviewing the TEA1532AT/N1/DG,11 datasheet, TEA1532AT/N1/DG,11 pinout, TEA1532AT/N1/DG,11 application, or TEA1532AT/N1/DG,11 equivalent, key selection considerations include valley-switching timing accuracy, programmable OCP via Rsense, PROTECT pin latched/safe-restart behavior (TEA1532AT variant), soft-start control via SENSE, and SO8 package thermal limits (Rth(j-a) = 150 K/W).
Technical Context
The TEA1532AT/N1/DG,11 implements multi-mode operation: QR-DCM with valley detection (drain voltage minima triggering), fixed-frequency CCM (DEM grounded), and cycle-skipping at light load. Its internal oscillator sets 50–75 kHz fixed frequency; on-time is controlled by Vsense vs. CTRL voltage (1.0–1.5 V range), with slope compensation active in CCM to prevent sub-harmonic oscillation.
Protection architecture includes latched OTP (140 °C trip), brown-out detection via DEM current (−60 µA typical), undervoltage lockout (VUVLO = 8.7 V), and cycle-by-cycle OCP with 400 ns leading-edge blanking. The PROTECT pin operates in safe-restart mode when CTRL < 0.63 V and latched mode when CTRL > 0.63 V - a defining feature of the "AT" variant.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Modes | Quasi-resonant DCM, fixed-frequency CCM, cycle-skipping standby |
| Oscillator Frequency | 50–75 kHz typical; sets base switching rate in CCM and minimum QR frequency |
| Max Drain Voltage | 650 V; enables direct connection to rectified universal mains (70–276 VAC) |
| No-Load Input Power | <300 mW; achieved via cycle skipping and valley detection at ultra-light load |
| OCP Threshold | Vsense(max) = 0.52 V typical; defines peak primary current limit via external Rsense |
| PROTECT Pin Behavior | Latched or safe-restart based on CTRL voltage level (0.63 V threshold); distinguishes TEA1532AT from non-A variants |
| Start-up Current | 1.2 mA typical from DRAIN pin; enables direct HV start without auxiliary winding during power-up |
| Thermal Resistance | Rth(j-a) = 150 K/W (SO8); constrains continuous power dissipation to ≤0.5 W in free air |
Pinout & Package
TEA1532AT/N1/DG,11 is housed in an SO8 package (SOT96-1): plastic small outline, 8 leads, 3.9 mm body width, surface-mount compatible.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 1) | Supply voltage input | Powered by auxiliary winding post-startup; UVLO triggers at 8.7 V, restarts at 11 V |
| GND (Pin 2) | Ground reference | Common return for all internal circuits and external sense resistor |
| PROTECT (Pin 3) | Multi-function protection input | Safe-restart if CTRL < 0.63 V; latched shutdown if CTRL > 0.63 V; 2.5 V trip level |
| CTRL (Pin 4) | Control voltage input | Sets duty cycle inversely (1.0–1.5 V range); enables slope compensation and regulation status detection |
| DEM (Pin 5) | Demagnetization timing input | Detects transformer reset for QR operation; −50 mV threshold for CCM detection |
| SENSE (Pin 6) | Current sense input | Measures primary current via Rsense; 0.52 V OCP threshold; soft-start current source (60 µA) |
| DRIVER (Pin 7) | MOSFET gate driver output | 300 mA sink / 170 mA source @ 9.5 V; fast turn-on/turn-off with controlled dV/dt |
| DRAIN (Pin 8) | High-voltage drain node interface | Connects to MOSFET drain; provides start-up current, valley sensing, and 650 V rating |
Key Features
| Feature | Design Value |
|---|---|
| Valley-switching QR operation | Minimizes switching losses by triggering new cycle at lowest drain voltage; enables ZVS over wide input range |
| Adaptive PROTECT pin logic | Automatically selects safe-restart or latched protection based on CTRL voltage - eliminates external logic for dual-fault handling |
| Integrated start-up current source | 1.2 mA from DRAIN pin enables direct HV start; removes need for start-up resistor network |
| Programmable slope compensation | Adjustable via Rslopecomp on CTRL pin; prevents sub-harmonic oscillation in CCM at >50% duty cycle |
| Multi-level brown-out protection | Combines DEM current sensing (−60 µA) and duty-cycle limiting (70%) to prevent FET overstress at low Vi |
| Soft-start via SENSE pin | 60 µA internal current charges external RC; controls inrush current ramp and suppresses transformer rattle |
Applications
| Printer Adapters | Laptop Chargers |
|---|---|
Use Scenario: Universal-input 65 W flyback adapter powering inkjet/laser printers with variable load profiles and strict no-load efficiency requirements. IC Role / Device Role / Timing Role: Primary-side QR controller managing demagnetization timing, valley detection, and cycle-skipping transitions. Use Value: Achieves <300 mW no-load input power and >85% full-load efficiency using single-chip integration and adaptive mode switching. | Use Scenario: Compact 90 W AC/DC charger for portable computing devices requiring robust overload and short-circuit protection. IC Role / Device Role / Timing Role: Primary-side SMPS controller implementing latched OVP/OTP via PROTECT pin and precise OCP via SENSE. Use Value: Enables fail-safe shutdown with automatic recovery (safe-restart) or persistent latch (OTP), reducing system-level fault-handling complexity. |
| LED Driver Power Supplies | Industrial Control Power Modules |
Use Scenario: Constant-voltage LED driver for commercial lighting systems operating across 100–240 VAC with high reliability demands. IC Role / Device Role / Timing Role: Fixed-frequency CCM controller (DEM grounded) delivering stable output under wide line/load variations. Use Value: Delivers tight output regulation and low EMI via slope-compensated current-mode control and 70% max duty cycle limiting. | Use Scenario: 250 W embedded power supply for PLC I/O modules requiring continuous conduction, brown-out immunity, and thermal safety. IC Role / Device Role / Timing Role: Multi-mode controller supporting QR for efficiency and CCM for high-current stability, with integrated OTP and brown-out protection. Use Value: Ensures uninterrupted operation down to 70 VAC input and thermal shutdown at 140 °C with 8 °C hysteresis - critical for unattended industrial environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SMPS controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TEA1533T/N1/DG,11 | Same SO8 package; higher VCC start threshold (12.5 V vs. 11 V); no PROTECT pin latching logic | Designed for simpler OVP-only use cases; lacks adaptive PROTECT behavior of TEA1532AT | Select when safe-restart only is required and CTRL-based latching is unnecessary |
| ICE2QS03G | QR controller with integrated 650 V MOSFET; no external PROTECT pin; different pinout and control architecture | Targeted at lower-BOM-cost designs where integrated switch suffices; not pin-compatible | Choose for space-constrained designs accepting trade-offs in protection flexibility and external component count |
Compared with TEA1532AT/N1/DG,11, TEA1533T offers simplified protection but loses adaptive PROTECT logic, while ICE2QS03G reduces external parts at the cost of design flexibility and direct replacement feasibility.
Availability
TEA1532AT/N1/DG,11 is available at Aetrix Electronics and suitable for printer adapters, laptop chargers, LED driver power supplies, and industrial control power modules requiring stable component supply, long-term lifecycle support, and consistent parametric performance.
Supply support for TEA1532AT/N1/DG,11 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications.
The TEA1532AT/N1/DG,11 belongs to the GreenChip™II family of energy-efficient SMPS controllers, designed specifically for cost-sensitive, high-efficiency AC/DC power conversion up to 250 W in universal-input applications.
FAQ
What is the function of the PROTECT pin on the TEA1532AT/N1/DG,11?
The PROTECT pin on the TEA1532AT/N1/DG,11 serves dual protection roles: it triggers safe-restart mode when CTRL voltage is below 0.63 V (e.g., open-loop fault), and latched shutdown when CTRL exceeds 0.63 V (e.g., regulated OVP/OTP). This adaptive behavior is unique to the "AT" variant and eliminates need for external logic to distinguish fault types. TEA1532AT/N1/DG,11 uses this pin for overvoltage, output short-circuit, or system overtemperature protection.
How does the TEA1532AT/N1/DG,11 achieve <300 mW no-load input power?
The TEA1532AT/N1/DG,11 achieves <300 mW no-load input power through coordinated operation of cycle-skipping mode and valley-switching QR control. At ultra-light loads, the IC skips entire switching cycles until the internal Vsense(max) voltage rises above 25 mV. Combined with precise valley detection minimizing switching losses and low quiescent current (1.3 mA typical), this ensures minimal energy draw during standby. TEA1532AT/N1/DG,11 implements this without auxiliary bias winding dependency post-startup.
What is the maximum continuous power capability of the TEA1532AT/N1/DG,11 in SO8 package?
The TEA1532AT/N1/DG,11 in SO8 package has a maximum continuous power dissipation of 0.5 W at Tamb < 70 °C, corresponding to Rth(j-a) = 150 K/W. In practical 250 W-class flyback designs, this thermal limit constrains continuous output power to ~65–90 W depending on layout, heatsinking, and ambient conditions. TEA1532AT/N1/DG,11 is rated for peak 250 W operation but requires careful thermal design for sustained high-power delivery in SO8 form factor.
Can the TEA1532AT/N1/DG,11 operate in fixed-frequency CCM mode, and how is it enabled?
Yes, the TEA1532AT/N1/DG,11 supports fixed-frequency Continuous Conduction Mode (CCM) operation. It is enabled by grounding the DEM pin (Pin 5), which disables demagnetization detection and activates the internal oscillator to determine switching frequency (50–75 kHz). In CCM mode, the duty cycle is limited to 70%, and slope compensation via the CTRL pin is required to prevent sub-harmonic oscillation. TEA1532AT/N1/DG,11 maintains brown-out protection via duty-cycle limiting rather than DEM current sensing in this configuration.
What is the role of the SENSE pin and how is OCP set on the TEA1532AT/N1/DG,11?
The SENSE pin (Pin 6) on the TEA1532AT/N1/DG,11 measures primary current via an external sense resistor (Rsense) and compares it to an internal 0.52 V threshold to trigger cycle-by-cycle OverCurrent Protection. OCP trip level is set by Rsense = 0.52 V / Ipeak; for example, 0.1 Ω yields 5.2 A peak current. Leading-edge blanking (400 ns) prevents false triggering from switch-on spikes. TEA1532AT/N1/DG,11 also uses this pin for soft-start via external RC network controlling inrush current ramp rate.
TEA1532AT/N1/DG,11 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- GreenChip™ II
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Mode:
- Continuous Conduction (CCM)
- Frequency - Switching:
- 50kHz ~ 75kHz
- Current - Startup:
- 1.2 mA
- Voltage - Supply:
- 8.7V ~ 20V
- Operating Temperature:
- -25°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
TEA1532AT/N1/DG,11 FAQ
1.How can I place an order for TEA1532AT/N1/DG,11 through Aetrix?
Please submit a Request for Quotation (RFQ) for TEA1532AT/N1/DG,11 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TEA1532AT/N1/DG,11 reliable?
The price and inventory of TEA1532AT/N1/DG,11 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TEA1532AT/N1/DG,11 is usually 5 days.
3.What payment methods are accepted for TEA1532AT/N1/DG,11?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TEA1532AT/N1/DG,11 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TEA1532AT/N1/DG,11?
TEA1532AT/N1/DG,11 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TEA1532AT/N1/DG,11 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TEA1532AT/N1/DG,11?
For technical support, including TEA1532AT/N1/DG,11 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TEA1532AT/N1/DG,11 requirements.
6.How does Aetrix verify that TEA1532AT/N1/DG,11 is sourced from the original manufacturer or authorized distributors?
All TEA1532AT/N1/DG,11 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TEA1532AT/N1/DG,11 meets industry standards.
7.What is the process for return or replacement of TEA1532AT/N1/DG,11?
All TEA1532AT/N1/DG,11 units undergo pre-shipment inspection (PSI). If there is an issue with TEA1532AT/N1/DG,11, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TEA1532AT/N1/DG,11 part is unused and in its original packaging.
Return procedure for TEA1532AT/N1/DG,11:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TEA1532AT/N1/DG,11 Tags

-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi

-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi

-
L4981BD013TR
STMicroelectronics

-
UCC28070DWR
Texas Instruments

-
UCC28070PWR
Texas Instruments

-
UC3854DWTR
Texas Instruments

-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments

-
UC2854BDWTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

