Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > PFC (Power Factor Correction)

NXP Semiconductors TEA1713T/N1,518

Name: TEA1713T/N1,518
Brand: NXP Semiconductors
SKU: TEA1713T/N1,518
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TEA1713T/N1,518

Manufacturer:: NXP Semiconductors

Category:: PFC (Power Factor Correction)

Package:: 24-SOIC (0.295", 7.50mm Width)

Datasheet:: TEA1713T/N1,518.pdf

Description:: IC PFC CTRLR DCM 125KHZ 24SO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,929

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TEA1713T/N1,518 from NXP Semiconductors is a dual-function resonant power supply control IC integrating a Boundary-Mode PFC controller and an LLC half-bridge resonant converter (HBC) controller in a single SO24 package. It drives discrete MOSFETs in both up-converter (PFC) and zero-voltage-switching half-bridge stages, supports universal AC input (70–276 V_AC), delivers >100 W output, and enables high-efficiency LCD/Plasma TV power supplies with <5% THD and >0.95 PF.

For engineers reviewing the TEA1713T/N1,518 datasheet, TEA1713T/N1,518 pinout, TEA1713T/N1,518 application, or TEA1713T/N1,518 equivalent, key selection considerations include integrated PFC+HBC co-control, valley-sensing quasi-resonant operation, adaptive non-overlap timing, latched protection inputs, and HV start-up capability directly from rectified mains - all critical for compact, high-reliability offline SMPS designs.

Technical Context

The TEA1713T/N1,518 implements a two-chip architecture: a high-voltage Bipolar-CMOS-DMOS chip handles HV start-up (SUPHV), level shifting, and gate drive for HBC high-side MOSFETs, while a low-voltage SOI chip manages precision analog control, protection logic, and PFC timing. This partitioning enables direct 400 V_DC boost generation and isolated 12–24 V output regulation via LLC resonance.

Its functional modules include a boundary-mode PFC controller with on-time control and valley-skip burst mode, an HBC controller with adjustable min/max frequency (CFMIN/RFMAX), capacitive-mode detection, and soft-start reset via SSHBC/EN. Protection is coordinated across both domains using shared RCPROT timer, SNSOUT feedback, and dedicated sensing pins for mains, boost, current, and temperature.

Key Specifications

Parameter	Value and Actual Design Meaning
PFC topology	Boundary conduction mode (BCM) with valley-sensing and burst-mode soft stop - minimizes switching losses at light load
HBC topology	Zero-voltage-switching (ZVS) LLC resonant half-bridge - enables high efficiency and low EMI in isolated DC-DC stage
Max switching frequency	500 kHz for HBC - supports compact magnetics and high power density in >100 W designs
Input voltage range	70–276 V_AC universal mains - eliminates manual voltage selection and enables global deployment
Start-up source	On-chip HV start-up from SUPHV - enables direct boot from rectified mains without auxiliary winding during initial charge
Protection integration	Dedicated OCP/OVP/UVP/OTP + capacitive-mode & open-loop detection - ensures fail-safe operation without external comparators
Supply rails	SUPIC (17–22 V start), SUPREG (10.9 V regulated), SUPHS (bootstrap-fed) - provides robust, sequenced biasing for all drivers

Pinout & Package

TEA1713T/N1,518 is housed in a plastic small outline package (SO24) with 24 leads and 7.5 mm body width (SOT137-1), optimized for surface-mount assembly and thermal dissipation in high-power offline PSUs.

Pin/Terminal	Circuit Role	Design Meaning
1 COMPPFC	PFC error amplifier compensation	External RC network sets PFC loop bandwidth and stability - critical for accurate 400 V_DC boost regulation
2 SNSMAINS	Mains voltage sensing	Resistive divider input for brownout detection and PFC enable timing - enables universal AC input support
3 SNSAUXPFC	PFC demagnetization timing	Connects to PFC auxiliary winding - detects valley point for ZVS turn-on and prevents hard switching
4 SNSCURPFC	PFC current sense	Current-sense resistor input for peak-current limiting and soft-start ramp control - ensures safe inrush management
5 SNSOUT	HBC output voltage monitoring	Feedback input for output regulation, burst mode trigger, and OVP/UVP - shared sensing reduces component count
6 SUPIC	Main low-voltage supply input	Primary IC supply rail charged by HV start-up or HBC auxiliary winding - start threshold (17/22 V) depends on SUPHV presence
7 GATEPFC	PFC MOSFET gate driver	High-current push-pull output driving external boost switch - supports fast turn-on/turn-off with low gate charge loss
8 PGND	Power ground reference	Common return for PFC and HBC low-side drivers - separates power and signal grounds to minimize noise coupling
9 SUPREG	Regulated internal supply	10.9 V stabilized output powering PFC/HBC drivers - ensures consistent gate drive strength independent of input fluctuations
10 GATELS	HBC low-side MOSFET driver	Direct-drive output for LLC half-bridge low-side FET - synchronized with adaptive non-overlap timing to prevent shoot-through
11 n.c.	Not connected	High-voltage spacer - no internal connection; maintains creepage distance between HV and LV sections
12 SUPHV	HV start-up source input	Connects to PFC boost node - powers internal HV current source for initial SUPIC charging before auxiliary supply takes over
13 GATEHS	HBC high-side MOSFET driver	Level-shifted output for high-side FET - driven from bootstrap capacitor (CSUPHS) referenced to HB node
14 SUPHS	High-side driver supply	Bootstrap capacitor input for GATEHS - requires external diode (DSUPHS) and capacitor for floating rail generation
15 HB	Half-bridge node reference	Connects to midpoint of HBC MOSFETs - provides slope detection for adaptive non-overlap and capacitive-mode protection
16 n.c.	Not connected	High-voltage spacer - identical function to Pin 11; maintains isolation integrity
17 SNSCURHBC	HBC resonant current sense	Current-sense resistor input for LLC primary current limiting and OCP - enables cycle-by-cycle protection
18 SGND	Signal ground reference	Reference for all analog sensing and control circuits - isolated from PGND to avoid switching noise corruption
19 CFMIN	HBC minimum frequency setting	Capacitor-connected pin defining lowest operating frequency - prevents core saturation and audible noise at light load
20 RFMAX	HBC maximum frequency setting	Resistor-connected pin defining upper frequency limit - controls MOSFET stress and ZVS margin under transient conditions
21 SNSFB	Optocoupler feedback input	Secondary-side regulation interface - accepts opto-coupler current for precise isolated output voltage control
22 SSHBC/EN	Soft-start & enable control	Combined function: capacitor sets HBC soft-start time; external pull-down disables PFC only or both controllers
23 RCPROT	Protection/restart timer	RC network sets delay for OVP/UVP/OTP events - configurable restart or latched shutdown based on fault severity
24 SNSBOOST	Boost voltage sensing	Resistive divider input for 400 V_DC regulation and OVP - enables accurate PFC output control and fault detection

Key Features

Feature	Design Value
Integrated PFC + HBC control	Single SO24 IC replaces two separate controllers - reduces BOM count by ≥30%, PCB area by 40%, and design validation effort
Valley-sensing quasi-resonant PFC	Eliminates hard switching at line peaks - achieves >95% PFC efficiency at full load and <0.5 W standby consumption
Adaptive non-overlap timing	Dynamic dead-time adjustment based on HB node slew rate - prevents shoot-through across input voltage and load ranges
Latched general-purpose protection input	RCPROT pin accepts external OVP, OTP, or OCP signals - enables system-level safety without adding comparator ICs
Burst mode for both PFC and HBC	Coordinated burst gating reduces light-load losses - maintains >85% efficiency at 10% load in 150 W TV PSU designs
Thermal hold with auto-recovery	Junction temperature lockout at 150 °C with 140 °C release hysteresis - avoids thermal runaway while enabling automatic recovery

Applications

LCD Television Power Supply	Plasma Television Power Supply
Use Scenario: Primary offline AC-DC conversion delivering 12 V/24 V rails and 200–300 W total output for backlight and logic boards. IC Role / Device Role / Timing Role: TEA1713T/N1,518 acts as master controller coordinating PFC boost stage and LLC resonant stage - managing timing alignment between valley-sensed PFC turn-on and ZVS HBC switching. Use Value: Enables single-stage, high-PF (>0.98), low-THD (<5%) power supply meeting ENERGY STAR® Tier 2 requirements without auxiliary controllers.	Use Scenario: High-power, high-reliability offline PSU generating 15 V/40 A and 200 V/1.5 A outputs for plasma panel sustain and address drivers. IC Role / Device Role / Timing Role: TEA1713T/N1,518 integrates PFC regulation and resonant half-bridge control - synchronizing boost voltage stabilization with LLC frequency sweep during startup. Use Value: Reduces component count by 22 parts vs. discrete PFC+LLC solution - improves MTBF and eases thermal management in confined chassis.
Universal Input Adapter	Industrial LED Driver PSU
Use Scenario: Compact 100–120 W adapter supporting 100–240 V_AC input and delivering regulated 12 V/10 A output with Class II isolation. IC Role / Device Role / Timing Role: TEA1713T/N1,518 serves as dual-loop controller - regulating PFC output to 390 V_DC and HBC output to 12 V via optocoupler feedback (SNSFB). Use Value: Achieves >90% average efficiency across 10–100% load with no external PFC IC or LLC driver - simplifies CE/UL certification.	Use Scenario: Constant-current LED driver for high-bay lighting requiring 48 V/3.5 A output with dimming interface and surge immunity. IC Role / Device Role / Timing Role: TEA1713T/N1,518 functions as PFC+resonant controller - using SNSOUT for output monitoring and SSHBC/EN for PWM dimming synchronization. Use Value: Supports analog/PWM dimming down to 1% with flicker-free operation - enabled by burst-mode coordination between PFC and HBC stages.

LCD Television Power Supply

Plasma Television Power Supply

Use Scenario: Primary offline AC-DC conversion delivering 12 V/24 V rails and 200–300 W total output for backlight and logic boards.

IC Role / Device Role / Timing Role: TEA1713T/N1,518 acts as master controller coordinating PFC boost stage and LLC resonant stage - managing timing alignment between valley-sensed PFC turn-on and ZVS HBC switching.

Use Value: Enables single-stage, high-PF (>0.98), low-THD (<5%) power supply meeting ENERGY STAR® Tier 2 requirements without auxiliary controllers.

Use Scenario: High-power, high-reliability offline PSU generating 15 V/40 A and 200 V/1.5 A outputs for plasma panel sustain and address drivers.

IC Role / Device Role / Timing Role: TEA1713T/N1,518 integrates PFC regulation and resonant half-bridge control - synchronizing boost voltage stabilization with LLC frequency sweep during startup.

Use Value: Reduces component count by 22 parts vs. discrete PFC+LLC solution - improves MTBF and eases thermal management in confined chassis.

Universal Input Adapter

Industrial LED Driver PSU

Use Scenario: Compact 100–120 W adapter supporting 100–240 V_AC input and delivering regulated 12 V/10 A output with Class II isolation.

IC Role / Device Role / Timing Role: TEA1713T/N1,518 serves as dual-loop controller - regulating PFC output to 390 V_DC and HBC output to 12 V via optocoupler feedback (SNSFB).

Use Value: Achieves >90% average efficiency across 10–100% load with no external PFC IC or LLC driver - simplifies CE/UL certification.

Use Scenario: Constant-current LED driver for high-bay lighting requiring 48 V/3.5 A output with dimming interface and surge immunity.

IC Role / Device Role / Timing Role: TEA1713T/N1,518 functions as PFC+resonant controller - using SNSOUT for output monitoring and SSHBC/EN for PWM dimming synchronization.

Use Value: Supports analog/PWM dimming down to 1% with flicker-free operation - enabled by burst-mode coordination between PFC and HBC stages.

Equivalent & Alternatives

The following parts are listed as comparable options for similar resonant power supply control applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UCC28070DR	Dual-phase interleaved BCM PFC only - no integrated HBC controller; requires external LLC driver (e.g., UCC25630x)	Used in higher-power (>300 W) server PSUs where phase interleaving reduces input ripple - not suitable for space-constrained TV designs	Select when PFC performance priority outweighs integration; expect +15% BOM cost and +25% layout area vs. TEA1713T/N1,518
ICE2HS01G	Standalone half-bridge LLC controller only - no PFC integration; lacks HV start-up, SUPHV, and mains sensing pins	Deployed in DC-fed resonant converters (e.g., PoE injectors) where PFC is handled upstream - cannot replace TEA1713T/N1,518 in AC-input systems	Choose only for secondary-stage LLC control; requires separate PFC IC (e.g., ICE3PCS01G) and increases design complexity

Compared with UCC28070DR and ICE2HS01G, TEA1713T/N1,518 uniquely combines PFC and HBC control with HV start-up and unified protection - delivering lower system cost, smaller footprint, and faster time-to-market for sub-200 W universal-input resonant PSUs.

Availability

TEA1713T/N1,518 is available at Aetrix Electronics and suitable for LCD television power supplies, plasma display units, and universal-input adapters requiring stable component supply, long-term lifecycle support, and automotive-grade reliability validation.

Supply support for TEA1713T/N1,518 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and consumer electronics - with over 20 years of expertise in high-voltage power management ICs.

The TEA1713T/N1,518 belongs to NXP's GreenChip™ family of energy-efficient power supply controllers - designed specifically for high-density, low-standby-power offline SMPS in flat-panel displays and consumer adapters.

FAQ

What is the primary function of the TEA1713T/N1,518 in a power supply design?

The TEA1713T/N1,518 serves as a dual-function controller integrating both a boundary-mode Power Factor Correction (PFC) controller and a half-bridge LLC resonant converter (HBC) controller. It manages the entire offline AC-DC conversion chain - generating a regulated 400 V_DC boost voltage from universal AC input and then converting it to isolated, regulated low-voltage outputs. Its co-optimized timing and shared protection logic make TEA1713T/N1,518 ideal for compact, high-efficiency power supplies in LCD/Plasma TVs and adapters.

How does the TEA1713T/N1,518 achieve zero-voltage switching in the HBC stage?

The TEA1713T/N1,518 enables zero-voltage switching (ZVS) in the HBC stage through valley-sensing of the half-bridge node (HB pin) and adaptive non-overlap timing. By detecting the resonant valley point and dynamically adjusting dead time between high-side and low-side gate drivers (GATEHS/GATELS), it ensures MOSFETs switch only when drain-source voltage is near zero. This minimizes switching losses and EMI - a capability confirmed in the datasheet's functional description and block diagram for TEA1713T/N1,518.

Can the TEA1713T/N1,518 operate without an auxiliary winding on the HBC transformer?

Yes, the TEA1713T/N1,518 can operate without an HBC auxiliary winding by using its on-chip high-voltage start-up source. When SUPHV is connected to the PFC boost voltage, the internal HV current source charges SUPIC directly - enabling full start-up and initial PFC operation. Once the boost voltage reaches ~380 V, the HBC begins switching and its auxiliary winding takes over SUPIC supply. This capability is explicitly documented in Section 7.2.4 of the TEA1713T/N1,518 datasheet.

What protection features are implemented in the TEA1713T/N1,518 and how are they triggered?

The TEA1713T/N1,518 implements OverCurrent Protection (OCP), OverVoltage Protection (OVP), Undervoltage Protection (UVP), OverTemperature Protection (OTP), capacitive-mode protection, and open-loop protection - all with configurable response modes. OCP triggers on SNSCURPFC/SNSCURHBC exceeding thresholds; OVP activates when SNSBOOST > 3.5 V or SNSOUT > 3.5 V; UVP monitors SUPIC, SUPREG, SNSMAINS, and SNSOUT; OTP trips at 150 °C junction temperature. These protections use the RCPROT timer for restart or latched shutdown - details are specified in Sections 7.5 and 7.9 of the TEA1713T/N1,518 product data sheet.

Is the TEA1713T/N1,518 pin-compatible with other members of the TEA17xx family?

No, the TEA1713T/N1,518 is not pin-compatible with other TEA17xx devices such as TEA1716 or TEA1751. Its 24-pin SO24 package (SOT137-1) has unique pin assignments for dual-controller functionality - including dedicated pins for SUPHV, HB, CFMIN, RFMAX, and SSHBC/EN that differ in number, position, or function across the family. The datasheet confirms this in Table 1 (Ordering Information) and Figure 2 (Pin Configuration), which list TEA1713T/N1,518 exclusively under SOT137-1 with no cross-reference to alternate packages.

TEA1713T/N1,518 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 24-SOIC (0.295", 7.50mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Mode:: Discontinuous Conduction (DCM)

Frequency - Switching:: 125kHz

Current - Startup:: -

Voltage - Supply:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 24-SO

TEA1713T/N1,518 FAQ

1.How can I place an order for TEA1713T/N1,518 through Aetrix?

Please submit a Request for Quotation (RFQ) for TEA1713T/N1,518 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TEA1713T/N1,518 reliable?

The price and inventory of TEA1713T/N1,518 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TEA1713T/N1,518 is usually 5 days.

3.What payment methods are accepted for TEA1713T/N1,518?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TEA1713T/N1,518 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TEA1713T/N1,518?

TEA1713T/N1,518 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TEA1713T/N1,518 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TEA1713T/N1,518?

For technical support, including TEA1713T/N1,518 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TEA1713T/N1,518 requirements.

6.How does Aetrix verify that TEA1713T/N1,518 is sourced from the original manufacturer or authorized distributors?

All TEA1713T/N1,518 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TEA1713T/N1,518 meets industry standards.

7.What is the process for return or replacement of TEA1713T/N1,518?

All TEA1713T/N1,518 units undergo pre-shipment inspection (PSI). If there is an issue with TEA1713T/N1,518, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TEA1713T/N1,518 part is unused and in its original packaging.

Return procedure for TEA1713T/N1,518:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…