My Inquiry
My Account
NXP Semiconductors TEA1762T/N2/DG,118
- Part No.:
- TEA1762T/N2/DG,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Supply Controllers, Monitors
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TEA1762T/N2/DG,118.pdf
- Description:
- IC CTLR SMPS SW 14SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,386
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TEA1762T/N2/DG,118 from NXP Semiconductors is a GreenChip synchronous rectifier controller IC for secondary-side DCM and quasi-resonant flyback converters. It integrates SR timing control, output voltage regulation (2.5 V reference), output current limiting (50 mV threshold), 10 V MOSFET gate driver, and dual opto-coupler outputs (OPTOREG/OPTOPROT) - enabling high-efficiency AC/DC adapters with minimal external components.
For engineers reviewing the TEA1762T/N2/DG,118 datasheet, TEA1762T/N2/DG,118 pinout, TEA1762T/N2/DG,118 application, or TEA1762T/N2/DG,118 equivalent, key selection considerations include its −310 mV SR activation threshold, separate SENSEGND/POWERGND grounds for accurate voltage sensing, internal 1 % reference accuracy, and SO14 package compatibility with compact adapter layouts.
Technical Context
The TEA1762T/N2/DG,118 implements zero-current-switching synchronous rectification using a three-level SRSENSE detection scheme: activation at −310 mV, regulation at −55 mV, and deactivation at −12 mV - ensuring precise MOSFET turn-off at current zero-crossing. Its driver delivers 2.7 A sink/0.25 A source capability with 10 V output clamping to drive low-RDS(on) MOSFETs across brands.
Voltage and current regulation are implemented via dedicated feedback paths: VSENSE regulates to 2.5 V ±25 mV referenced to SENSEGND, while ISENSE regulates to 50 mV ±4 mV referenced to POWERGND. Dual open-drain opto outputs (OPTOREG/OPTOPROT) provide linear, temperature-compensated primary-side control with 5 mA max sink current and independent protection signaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 8.6 V to 38 V - supports wide-input universal AC/DC adapters without auxiliary winding or LDO dependency |
| SR Activation Threshold | −310 mV (typ.) on SRSENSE - enables reliable turn-on during secondary stroke despite transformer leakage inductance |
| Voltage Regulation Accuracy | 2.5 V ±25 mV (±1 %) - ensures stable 5 V/12 V/19 V output under line/load transients without external trimming |
| Driver Output Voltage | 10 V (typ.) - fully enhances standard logic-level and superjunction MOSFETs to minimize conduction loss |
| Opto Output Sink Current | 5 mA (typ.) - drives standard PC817/PC817x optocouplers directly without external transistor buffering |
| Internal OTP Threshold | 150 °C (typ.) - triggers OPTOPROT full-sink mode to shut down primary controller before thermal runaway |
| Start-up Hysteresis | 0.5 V - prevents oscillation near VCC undervoltage lock-out boundary during brownout conditions |
Pinout & Package
TEA1762T/N2/DG,118 is housed in a plastic small outline package (SO14) per SOT108-1 standard: 14-pin, 3.9 mm body width, 1.27 mm pitch, and 100 K/W junction-to-ambient thermal resistance in free air.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SRSENSE | Synchronous rectification timing input | Detects secondary winding polarity reversal to trigger MOSFET turn-on; blanked for 2 µs after activation to suppress ringing-induced false turn-off |
| 2 POWERGND | Power ground reference | Return path for ISENSE current sense and DRIVER output; isolated from SENSEGND to avoid noise coupling into voltage regulation loop |
| 3 SENSEGND | Sense ground reference | Reference for VSENSE and internal bandgap; enables remote voltage sensing and cable-drop compensation in USB-C PD adapters |
| 4 PROTECT | General-purpose protection input | Accepts NTC thermistor or Zener-based overtemperature/overvoltage signals; pulls OPTOPROT to full sink on fault |
| 6 DRIVER | SR MOSFET gate driver output | 10 V, 2.7 A sink / 0.25 A source - drives 10 nC gate charge in <100 ns for <100 kHz QR flyback operation |
| 7 OPTOPROT | Optocoupler driver for current/thermal protection | Open-drain output sinking up to 5 mA; activated during overcurrent, overtemperature, or PROTECT pin assertion |
| 8 OPTOREG | Optocoupler driver for voltage regulation | Linearly controlled by VSENSE; provides primary-side feedback proportional to output voltage error |
| 9 VREF | 2.5 V reference voltage output | Stable 1 % accuracy reference for external circuitry; limited to 1 mA load to maintain regulation |
| 10 VSENSE | Voltage sense input | Regulated to 2.5 V above SENSEGND; interfaces with resistor divider from output to set target voltage |
| 11 ISENSE | Current sense input | Regulated to 50 mV above POWERGND; connects to shunt resistor to implement constant-current or OCP function |
| 14 VCC | Supply voltage input | Operates from 8.6–38 V; includes 0.5 V hysteresis for clean start-up and brownout recovery |
Key Features
| Feature | Design Value |
|---|---|
| Combined SR + primary feedback control | Eliminates need for separate voltage regulator IC and opto interface circuitry - reduces BOM count by ≥4 passive components |
| Separate SENSEGND and POWERGND | Enables precision voltage regulation in high-current adapters where PCB trace IR drop would otherwise degrade output accuracy |
| Zero-current switch-off detection | Uses −12 mV SRSENSE threshold to terminate MOSFET conduction exactly at secondary current zero-crossing - no standby mode required for >75 % light-load efficiency |
| Integrated overtemperature protection | 150 °C (typ.) thermal shutdown with dedicated OPTOPROT signaling - avoids external thermal sensor and comparator in space-constrained designs |
| Wide opto output voltage range | 3.5 V to 38 V compliance - supports legacy and modern optocouplers (e.g., PC817, TLP3905) without level-shifting circuitry |
Applications
| USB-C Power Delivery Adapters | Laptop AC Adapters |
|---|---|
Use Scenario: 45 W–65 W single-output USB-C PD adapters operating in QR flyback topology with <100 kHz switching frequency. IC Role / Device Role / Timing Role: Secondary-side synchronous rectifier controller managing SR MOSFET timing, output voltage regulation (5–20 V), and overcurrent protection via ISENSE. Use Value: Achieves >93 % peak efficiency and meets DOE VI/CoC Tier 2 requirements without auxiliary winding or complex gate drive transformers. |
Use Scenario: 90 W dual-output (19 V + 5 V) laptop adapters using DCM flyback with active clamp snubber. IC Role / Device Role / Timing Role: Primary feedback controller via OPTOREG and SR gate driver coordinating with primary-side QR controller for adaptive dead-time control. Use Value: Enables ±1 % output voltage regulation across 10–100 % load and eliminates audible coil whine through precise zero-current switching. |
| Universal Input Wall Adapters | Industrial DC-DC Modules |
Use Scenario: 24 W universal-input (90–264 VAC) wall adapters for IoT gateways and smart home hubs. IC Role / Device Role / Timing Role: Integrated voltage/current regulation and SR control - replaces discrete TL431 + opto + MOSFET driver combo. Use Value: Reduces solution size by 35 % and lowers no-load power to <75 mW, satisfying ERP Lot 6 standby requirements. |
Use Scenario: 36 W industrial DC-DC module (24 V input to 12 V/3 A output) requiring extended temperature operation (−40 °C to +85 °C). IC Role / Device Role / Timing Role: Robust SR controller with 150 °C OTP and SOI process immunity to voltage transients on 24 V rail. Use Value: Maintains >91 % efficiency across full temperature range and survives 2 kV ESD (HBM) without external protection diodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous rectifier controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NCP4303DR2G | Single opto output (no dedicated PROTECT pin); 8 V minimum VCC; 1.2 V reference instead of 2.5 V | Lacks independent current regulation path and thermal protection signaling - requires external comparator for OCP | Prefer when cost sensitivity outweighs need for integrated current limiting and dual opto isolation |
| Infineon IRS27952SPBF | Higher VCC range (12–40 V); integrated bootstrap diode; no internal voltage reference output | Designed for self-supplied high-side SR in LLC resonant converters - incompatible with flyback secondary-side grounding | Select only for LLC topologies; not suitable as direct replacement in DCM/QR flyback systems using TEA1762T/N2/DG,118 |
Compared with NCP4303DR2G and IRS27952SPBF, TEA1762T/N2/DG,118 uniquely combines dual opto outputs, separate sense grounds, and zero-current detection in a single SO14 package - making it the only option among the three that supports full voltage/current regulation and thermal protection without external support circuitry in flyback adapters.
Availability
TEA1762T/N2/DG,118 is available at Aetrix Electronics and suitable for USB-C PD adapters, laptop AC adapters, and universal-input wall adapters requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for TEA1762T/N2/DG,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer applications.
The TEA1762T/N2/DG,118 belongs to NXP's GreenChip family - designed specifically for high-efficiency, low-standby-power AC/DC conversion in compact adapter and charger applications.
FAQ
What is the recommended SRSENSE resistor value for TEA1762T/N2/DG,118?
The datasheet specifies a typical SRSENSE resistor value of 1 kΩ to protect the TEA1762T/N2/DG,118 from excessive voltage stress while preserving timing accuracy. Values significantly lower than 1 kΩ reduce protection margin; values higher than 1 kΩ may delay activation timing due to RC filtering effects on the −310 mV detection threshold.
Does TEA1762T/N2/DG,118 support quasi-resonant (QR) and discontinuous conduction mode (DCM) flyback topologies exclusively?
Yes - the TEA1762T/N2/DG,118 is explicitly designed for DCM and QR flyback converters, as confirmed by its functional description, SRSENSE timing behavior (2 µs blanking, 2.2 µs enable threshold), and block diagram integration with primary-side QR controllers. It is not intended for continuous conduction mode (CCM) or forward converter topologies.
How does the separate SENSEGND pin improve voltage regulation accuracy in TEA1762T/N2/DG,118?
The SENSEGND pin provides an isolated reference for the VSENSE input and internal 2.5 V bandgap, decoupling voltage sensing from POWERGND noise generated by high-current MOSFET switching and ISENSE shunt return paths. This allows TEA1762T/N2/DG,118 to achieve ±1 % regulation even with 100 mV of PCB trace IR drop between output and feedback divider.
Can TEA1762T/N2/DG,118 regulate both output voltage and output current simultaneously?
Yes - TEA1762T/N2/DG,118 independently regulates output voltage via the VSENSE pin (target 2.5 V above SENSEGND) and output current via the ISENSE pin (target 50 mV above POWERGND). The OPTOREG and OPTOPROT outputs respond separately to each error signal, enabling true CV/CC operation in battery chargers and USB-C PD sources.
What is the maximum allowable voltage on the SENSEGND pin relative to POWERGND for TEA1762T/N2/DG,118?
The absolute maximum rating for SENSEGND voltage is −0.4 V to +0.4 V relative to POWERGND. Voltages exceeding +0.4 V may disrupt internal biasing and cause regulation errors; voltages above +1.0 V are permitted only for ≤100 µs pulses without permanent damage, per Table 3 limiting values in the datasheet.
TEA1762T/N2/DG,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- GreenChip™
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Secondary-Side Controller
- Voltage - Input:
- -
- Voltage - Supply:
- 8.6V ~ 38V
- Current - Supply:
- 1 mA
- Operating Temperature:
- -20°C ~ 150°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
TEA1762T/N2/DG,118 FAQ
1.How can I place an order for TEA1762T/N2/DG,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for TEA1762T/N2/DG,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TEA1762T/N2/DG,118 reliable?
The price and inventory of TEA1762T/N2/DG,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TEA1762T/N2/DG,118 is usually 5 days.
3.What payment methods are accepted for TEA1762T/N2/DG,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TEA1762T/N2/DG,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TEA1762T/N2/DG,118?
TEA1762T/N2/DG,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TEA1762T/N2/DG,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TEA1762T/N2/DG,118?
For technical support, including TEA1762T/N2/DG,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TEA1762T/N2/DG,118 requirements.
6.How does Aetrix verify that TEA1762T/N2/DG,118 is sourced from the original manufacturer or authorized distributors?
All TEA1762T/N2/DG,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TEA1762T/N2/DG,118 meets industry standards.
7.What is the process for return or replacement of TEA1762T/N2/DG,118?
All TEA1762T/N2/DG,118 units undergo pre-shipment inspection (PSI). If there is an issue with TEA1762T/N2/DG,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TEA1762T/N2/DG,118 part is unused and in its original packaging.
Return procedure for TEA1762T/N2/DG,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TEA1762T/N2/DG,118 Tags
-
UC3845AD8TR
Texas Instruments
-
UC2843AD8TR
Texas Instruments
-
LM3880MFX-1AE/NOPB
Texas Instruments
-
LM3880MFX-1AA/NOPB
Texas Instruments
-
INA234AIYBJR
Texas Instruments
-
INA700AYWFR
Texas Instruments
-
LM3880MF-1AE/NOPB
Texas Instruments
-
LM3880MF-1AA/NOPB
Texas Instruments
-
LM3881MM/NOPB
Texas Instruments
-
UCC2802DTR
Texas Instruments
-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
