My Inquiry
My Account
NXP Semiconductors TEA1792AT/1,118
- Part No.:
- TEA1792AT/1,118
- Manufacturer:
- NXP Semiconductors
- Category:
- PFC (Power Factor Correction)
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TEA1792AT/1,118.pdf
- Description:
- IC PFC CTRLR DCM 8SO
- Quantity:
- Payment:
- Shipping:
Inventory:1,568
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TEA1792AT/1,118 from NXP Semiconductors is a synchronous rectifier (SR) controller IC for secondary-side use in discontinuous conduction mode (DCM) and quasi-resonant (QR) flyback converters. It features 8.5 V to 38 V supply voltage range, −220 mV typical driver activation threshold on SRSENSE, 10 V typical driver output voltage, and SO8 (SOT96-1) package. It enables high-efficiency adapter designs with minimal external components.
For engineers reviewing the TEA1792AT/1,118 datasheet, TEA1792AT/1,118 pinout, TEA1792AT/1,118 application, or TEA1792AT/1,118 equivalent, this page delivers verified functional role, validated pin functions, confirmed DCM/QR flyback compatibility, exact driver timing specs (0.8 µs min active time), and real-world efficiency trade-offs between −42 mV and −30 mV regulation levels.
Technical Context
The TEA1792AT/1,118 implements adaptive synchronous rectification by sensing negative voltage excursions on the SRSENSE pin to trigger MOSFET gate drive, with dual selectable regulation thresholds (−42 mV or −30 mV) set via SELREG pin logic. Its internal driver delivers 400 mA source / 2.7 A sink capability and clamps output at 10 V to ensure low RDS(on) turn-on across MOSFET brands.
Start-up occurs at 8.5 V on VCC with 0.5 V hysteresis; UVLO re-engages below 8.0 V. Timing blanking (0.8 µs min) prevents false turn-off from secondary ringing, and zero-current detection (−12 mV deactivation threshold) eliminates need for standby mode across no-load to full-load operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 8.5 V to 38 V - supports wide-input universal AC adapters without auxiliary bias winding |
| Driver Output Voltage | 10 V typical - ensures full enhancement of diverse MOSFETs for lowest conduction loss |
| SRSENSE Activation Threshold | −220 mV typical - detects precise secondary current zero-crossing for accurate SR timing |
| Regulation Voltage Options | −42 mV (SELREG grounded) or −30 mV (SELREG open) - selects optimal MOSFET turn-off point per design |
| Minimum Active Time | 0.8 µs typical - prevents mis-triggering during ultra-short secondary strokes in QR operation |
| Driver Sink Current | 2.7 A typical at 9.5 V - enables fast MOSFET turn-off to minimize switching loss and body diode conduction |
| Operating Supply Current | 1.0 mA typical at no load - contributes to <100 mW no-load power consumption in compliant adapters |
Pinout & Package
TEA1792AT/1,118 is housed in an SO8 plastic small outline package (SOT96-1), 8-lead, 3.9 mm body width, with standard JEDEC MS-012 footprint and 1.27 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SRSENSE | Synchronous rectification timing input | Senses secondary-side voltage polarity to detect MOSFET conduction window; requires series protection resistor (typically 1 kΩ) |
| 2 - GND | Ground reference | Primary return path for all internal circuits and driver sink current; must be low-impedance connection to power ground plane |
| 3 - n.c. | No connection | Internally unconnected; must remain floating - no PCB trace or component attachment |
| 4 - DRIVER | SR MOSFET gate driver output | Delivers up to 2.7 A sink current to rapidly discharge MOSFET gate; connects directly to SR FET gate with minimal trace inductance |
| 5 - n.c. | No connection | Internally unconnected; must remain floating - no PCB trace or component attachment |
| 6 - SELREG | Driver regulation level selection | Grounded = −42 mV regulation; open = −30 mV regulation; internal 10 µA pull-up defines logic state |
| 7 - n.c. | No connection | Internally unconnected; must remain floating - no PCB trace or component attachment |
| 8 - VCC | Supply voltage input | Accepts 8.5–38 V DC; powers internal circuitry and driver stage; requires local 100 nF ceramic decoupling capacitor |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive SR timing with blanking | 0.8 µs minimum active time prevents false turn-off from high-frequency ringing at secondary stroke onset |
| Dual regulation threshold selection | −42 mV or −30 mV driver regulation via SELREG pin enables optimization for specific MOSFET Qg/RDS(on) trade-off |
| High-current driver stage | 2.7 A sink capability ensures sub-100 ns MOSFET turn-off, minimizing reverse recovery loss in synchronous rectification |
| Zero-current detection | −12 mV deactivation threshold enables true zero-current switch-off, eliminating standby mode and sustaining >85% efficiency at 10 mW load |
| SOI process fabrication | Enables robust operation under high dv/dt conditions common in QR flyback secondaries without latch-up risk |
Applications
| USB-C PD Adapters | Lightweight Laptop Adapters |
|---|---|
|
Use Scenario: 45 W–65 W USB-C Power Delivery adapters requiring CoC Tier 2 / DoE Level VI compliance. IC Role / Device Role / Timing Role: Secondary-side synchronous rectifier controller that replaces Schottky diode to reduce conduction loss and improve light-load efficiency. Use Value: Enables >94% peak efficiency and <75 mW no-load consumption using only two external resistors and one capacitor. |
Use Scenario: Slim-profile 65 W laptop adapters operating in quasi-resonant flyback topology with variable switching frequency. IC Role / Device Role / Timing Role: Adaptive SR controller that dynamically adjusts MOSFET turn-off based on sensed secondary voltage slope and zero-crossing. Use Value: Achieves consistent efficiency across 5 V–20 V output range without firmware or external compensation components. |
| Universal Input Wall Adapters | Industrial Auxiliary Power Supplies |
|
Use Scenario: Multi-output 12 V/5 V/3.3 V wall adapters for IoT gateways and smart home hubs. IC Role / Device Role / Timing Role: Primary SR controller for main output rail, coordinating with primary-side controller via transformer coupling. Use Value: Reduces thermal stress on secondary rectifier stage, enabling compact 25 mm × 25 mm board area with natural convection cooling. |
Use Scenario: 24 V auxiliary supplies in industrial PLCs and motor drives where reliability under wide temperature range is critical. IC Role / Device Role / Timing Role: High-immunity SR controller fabricated in Silicon-On-Insulator process to withstand >1 kV/ns dv/dt transients on secondary winding. Use Value: Eliminates Schottky failure modes while maintaining >10-year MTBF under continuous 85 °C ambient operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous rectifier controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NCP4306DR2G | Fixed −30 mV regulation threshold; no SELREG pin; 12 V max driver output; 1.5 A sink current | Lacks dual-threshold flexibility; suited for cost-sensitive single-output adapters with standardized MOSFETs | Select when design uses only one MOSFET type and requires lower BOM count - no external SELREG resistor needed |
| Vishay SiHP12N50C-E3 | Discrete high-voltage MOSFET (not controller); requires external gate driver and timing circuit | Demands full discrete SR implementation with optocoupler feedback and custom timing network | Choose only if existing layout lacks space for IC or requires >500 V blocking voltage beyond TEA1792AT/1,118's system-level rating |
Compared with NCP4306DR2G, TEA1792AT/1,118 offers adjustable regulation for optimized MOSFET selection and higher sink current for faster turn-off; versus SiHP12N50C-E3, it delivers complete integrated control - eliminating timing uncertainty, reducing component count by ≥7 parts, and guaranteeing coordinated zero-current switching.
Availability
TEA1792AT/1,118 is available at Aetrix Electronics and suitable for USB-C PD adapters, lightweight laptop chargers, and industrial auxiliary power supplies requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for TEA1792AT/1,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer applications.
The TEA1792AT/1,118 belongs to NXP's GreenChip family of high-efficiency power conversion ICs, designed specifically to replace legacy diode rectifiers in flyback-based AC-DC adapters and achieve regulatory compliance without complex control schemes.
FAQ
What is the function of the SELREG pin on the TEA1792AT/1,118?
The SELREG pin on the TEA1792AT/1,118 selects the driver regulation voltage level: grounding it sets Vreg(drv) to −42 mV (typical), while leaving it open selects −30 mV (typical). An internal 10 µA pull-up current source defines the open-state logic, enabling simple resistor-based configuration without external drivers. This feature allows designers to match the TEA1792AT/1,118 precisely to their chosen SR MOSFET's gate threshold and conduction characteristics.
Does the TEA1792AT/1,118 support quasi-resonant flyback converters?
Yes, the TEA1792AT/1,118 is explicitly designed for quasi-resonant (QR) flyback converters operating in discontinuous conduction mode. Its 0.8 µs minimum active time (tact(sr)(min)) and adaptive blanking prevent false triggering during short secondary strokes typical of QR operation, and its −12 mV deactivation threshold ensures reliable zero-current detection across variable switching frequencies. The TEA1792AT/1,118 datasheet confirms QR compatibility in both General Description and Functional Description sections.
What is the maximum allowable voltage on the SRSENSE pin of the TEA1792AT/1,118?
The absolute maximum voltage rating for the SRSENSE pin of the TEA1792AT/1,118 is 120 V, as specified in Table 3 (Limiting Values) of the official NXP datasheet. This rating permits direct connection to secondary windings in high-output-voltage flyback designs, provided appropriate series protection (e.g., 1 kΩ resistor per application guidance) is used to limit transient current into the pin.
Can the TEA1792AT/1,118 operate without an auxiliary winding for VCC supply?
Yes, the TEA1792AT/1,118 can operate without an auxiliary winding by deriving VCC from the main secondary winding through a simple resistor-capacitor network, as demonstrated in Figure 4 and Figure 5 of the datasheet. Its 8.5 V start-up threshold and low 1.0 mA operating current allow reliable self-biasing even at light loads, eliminating the need for dedicated auxiliary windings in space-constrained adapter designs.
Is the TEA1792AT/1,118 qualified for automotive applications?
No, the TEA1792AT/1,118 is not automotive-qualified. Per Section 14.3 of the NXP datasheet, "Non-automotive qualified products - Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use." The TEA1792AT/1,118 is intended for industrial and consumer power adapters only, and its qualification covers commercial temperature range (−40 °C to +150 °C junction) but not AEC-Q100 stress testing or automotive reliability requirements.
TEA1792AT/1,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- GreenChip™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Mode:
- Discontinuous Conduction (DCM)
- Frequency - Switching:
- -
- Current - Startup:
- -
- Voltage - Supply:
- 8.5V ~ 38V
- Operating Temperature:
- -40°C ~ 150°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
TEA1792AT/1,118 FAQ
1.How can I place an order for TEA1792AT/1,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for TEA1792AT/1,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TEA1792AT/1,118 reliable?
The price and inventory of TEA1792AT/1,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TEA1792AT/1,118 is usually 5 days.
3.What payment methods are accepted for TEA1792AT/1,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TEA1792AT/1,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TEA1792AT/1,118?
TEA1792AT/1,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TEA1792AT/1,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TEA1792AT/1,118?
For technical support, including TEA1792AT/1,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TEA1792AT/1,118 requirements.
6.How does Aetrix verify that TEA1792AT/1,118 is sourced from the original manufacturer or authorized distributors?
All TEA1792AT/1,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TEA1792AT/1,118 meets industry standards.
7.What is the process for return or replacement of TEA1792AT/1,118?
All TEA1792AT/1,118 units undergo pre-shipment inspection (PSI). If there is an issue with TEA1792AT/1,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TEA1792AT/1,118 part is unused and in its original packaging.
Return procedure for TEA1792AT/1,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TEA1792AT/1,118 Tags
-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi
-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi
-
L4981BD013TR
STMicroelectronics
-
UCC28070DWR
Texas Instruments
-
UCC28070PWR
Texas Instruments
-
UC3854DWTR
Texas Instruments
-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments
-
UC2854BDWTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
