NXP Semiconductors TEA1795T/N1,118
- Part No.:
- TEA1795T/N1,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Supply Controllers, Monitors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TEA1795T/N1,118.pdf
- Description:
- IC SECONDARY SIDE CTRLR 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,471
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TEA1795T/N1,118 from NXP Semiconductors is a dual-channel synchronous rectifier (SR) controller IC for resonant and multi-output flyback power supplies. It drives two external SR MOSFETs on the secondary side of center-tapped transformer windings, features independent sensing per channel (DSA/SSA and DSB/SSB), operates from 8.5 V to 38 V supply, and delivers 10 V gate drive with 2.7 A sink current. It enables high-efficiency AC-DC adapters and server PSUs.
For engineers reviewing the TEA1795T/N1,118 datasheet, TEA1795T/N1,118 pinout, TEA1795T/N1,118 application, or TEA1795T/N1,118 equivalent, key selection criteria include dual independent SR timing control, −220 mV activation threshold, 520 ns minimum active time, UVLO with 8.5 V startup, and SO8 package compatibility for compact secondary-side layout.
Technical Context
The TEA1795T/N1,118 implements dual independent synchronous rectification channels using drain-source voltage sensing (DSA–SSA and DSB–SSB) to trigger and regulate gate drive timing. Each channel employs a dedicated comparator with −220 mV activation, −25 mV regulation, and −12 mV zero-current detection thresholds, plus blanking timers (520 ns active min, 400 ns off min) to suppress ringing-induced false turn-off.
Its SOI process enables robust operation up to 120 V drain sense voltage and supports fast switching up to 500 kHz. The gate drivers deliver 400 mA source / 2.7 A sink current with 10 V clamped output, ensuring low RDS(on) conduction across diverse MOSFET brands while maintaining active low-state during UVLO.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 8.5 V to 38 V - Enables direct bias from auxiliary winding without external LDO; supports wide-input resonant converters. |
| Driver Output Voltage | 10 V (typ) - Ensures full enhancement of logic-level and standard-threshold SR MOSFETs for minimal conduction loss. |
| Activation Threshold | −220 mV (typ) - Precise negative VDS detection triggers SR turn-on at optimal point in conduction cycle. |
| Regulation Threshold | −25 mV (typ) - Maintains controlled VDS during conduction to minimize switching losses and improve efficiency linearity. |
| Zero-Current Detection | −12 mV (typ) - Accurately identifies MOSFET current zero-crossing to enable timely turn-off and prevent reverse conduction. |
| Min Active Time | 520 ns (typ) - Prevents false turn-off due to high-frequency ringing at switch transition edges. |
| Max Switching Frequency | 500 kHz - Supports high-frequency LLC and flyback topologies for compact magnetics and reduced EMI filter size. |
Pinout & Package
TEA1795T/N1,118 is housed in an SO8 plastic small outline package (SOT96-1), 3.9 mm body width, 1.27 mm lead pitch, JEDEC-standard footprint compatible with automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SSA | Source sense input MOSFET A | Direct connection to SR MOSFET A source terminal; enables accurate VDS measurement by rejecting PCB track inductance error. |
| 2 - GND | Ground reference | Common return for all internal circuits and sense inputs; must be low-inductance connection to power ground plane. |
| 3 - GDA | Gate driver output MOSFET A | High-current (2.7 A sink) output driving SR MOSFET A gate; actively pulled low during UVLO. |
| 4 - DSA | Drain sense input MOSFET A | Connects via 1 kΩ resistor to SR MOSFET A drain; senses VDS for timing control with ±120 V rating. |
| 5 - DSB | Drain sense input MOSFET B | Independent drain sense for SR MOSFET B; enables dual-output or interleaved secondary configurations. |
| 6 - GDB | Gate driver output MOSFET B | Independent 10 V, 2.7 A sink driver for second SR MOSFET; fully decoupled from Channel A timing. |
| 7 - VCC | Supply voltage input | Power input with 8.5 V UVLO startup and 8.0 V shutdown; powers internal bias and drivers. |
| 8 - SSB | Source sense input MOSFET B | Dedicated source sense for Channel B; eliminates shared ground path errors in dual-MOSFET layouts. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent SR channels | Separate DSA/SSA and DSB/SSB sensing paths eliminate crosstalk and support asymmetric multi-output designs. |
| SOI process technology | Enables 120 V drain sense capability and high noise immunity in high-dI/dt resonant environments. |
| Programmable blanking timers | 520 ns minimum active time and 400 ns minimum off-time suppress false triggering from parasitic ringing. |
| 10 V gate drive clamping | Ensures full gate enhancement of diverse MOSFETs without external Zener, reducing BOM count and layout complexity. |
| UnderVoltage LockOut (UVLO) | 8.5 V startup with 0.5 V hysteresis prevents erratic operation during brown-out or soft-start conditions. |
Applications
| Adapter Power Supplies | ATX & Server PSUs |
|---|---|
|
Use Scenario: 65 W–150 W universal-input AC-DC adapters for laptops and monitors. IC Role / Device Role / Timing Role: Dual-channel SR controller replacing secondary-side diodes on center-tapped transformer outputs. Use Value: Achieves >92% efficiency at full load by eliminating diode conduction loss and enabling precise zero-current switching. |
Use Scenario: High-density 80 PLUS Gold/Platinum server PSUs with resonant LLC topology. IC Role / Device Role / Timing Role: Controls two parallel SR MOSFETs per output rail (e.g., +12 V and +5 V) with independent timing. Use Value: Reduces secondary-side thermal stress and improves light-load efficiency via adaptive regulation down to −25 mV VDS. |
| LCD/Plasma Television PSUs | Multi-Output Flyback Converters |
|
Use Scenario: Main power supply for flat-panel TVs requiring multiple isolated outputs (e.g., +24 V, +12 V, +5 V). IC Role / Device Role / Timing Role: Synchronizes rectification on two independent secondary windings using dedicated sense pairs. Use Value: Eliminates cross-regulation issues between outputs by decoupling timing control per channel. |
Use Scenario: Cost-sensitive industrial flyback supplies with dual regulated outputs (e.g., +15 V and −15 V). IC Role / Device Role / Timing Role: Replaces dual Schottky diodes with low-RDS(on) MOSFETs, driven independently per winding. Use Value: Lowers total secondary conduction loss by >40% versus diode solutions, improving thermal margin and reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous rectifier controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NCP4303DR2G | Single-channel SR controller; 5 V gate drive; −100 mV activation threshold; no SOI process. | Suitable only for single-output designs; lower voltage rating (65 V drain sense) limits resonant use. | Select when cost sensitivity outweighs dual-channel requirement and topology is non-resonant flyback. |
| Vishay SiHP12N50C-E3 | Discrete 500 V N-channel MOSFET (not controller); requires external timing circuitry. | Demands custom gate drive design with optocoupler or transformer feedback; increases component count. | Choose only if full system redesign is acceptable and discrete control offers better thermal partitioning. |
Compared with NCP4303DR2G and SiHP12N50C-E3, TEA1795T/N1,118 provides integrated dual-channel timing, higher voltage robustness, and SOI-based noise immunity-making it uniquely suited for high-efficiency resonant and multi-output secondary-side rectification without added timing components.
Availability
TEA1795T/N1,118 is available at Aetrix Electronics and suitable for adapter power supplies, ATX/server PSUs, and LCD television power systems requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TEA1795T/N1,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions, automotive processors, and high-efficiency power management ICs.
The TEA1795T/N1,118 belongs to NXP's GreenChip family-designed specifically for energy-efficient AC-DC conversion in consumer, computing, and industrial power supplies, with emphasis on synchronous rectification and resonant topology optimization.
FAQ
What is the primary function of the TEA1795T/N1,118 in a power supply?
The TEA1795T/N1,118 is a dual-channel synchronous rectifier controller that replaces secondary-side diodes with MOSFETs in resonant and flyback converters. It senses drain-source voltage across each MOSFET to precisely time gate drive signals-reducing conduction loss and improving efficiency from no-load to full-load. Its independent channel architecture makes TEA1795T/N1,118 ideal for multi-output or center-tapped transformer designs.
Does the TEA1795T/N1,118 require external components for basic operation?
Yes-the TEA1795T/N1,118 requires two 1 kΩ resistors in series with each drain sense input (DSA and DSB) for overvoltage protection, plus local bypass capacitors on VCC and proper PCB layout for sense pins. No external timing components or feedback optocouplers are needed, as all timing and regulation are internal. This minimal external count is a core design advantage of TEA1795T/N1,118.
How does the TEA1795T/N1,118 handle zero-current detection?
The TEA1795T/N1,118 detects zero current by monitoring the voltage difference between its drain and source sense inputs (DSA–SSA and DSB–SSB). When this difference rises above −12 mV (typical), it initiates a 400 ns minimum off-timer before allowing the next conduction cycle. This ensures clean turn-off before reverse conduction occurs-critical for maintaining high efficiency in TEA1795T/N1,118-based resonant supplies.
What is the significance of the SOI process used in the TEA1795T/N1,118?
The Silicon-On-Insulator (SOI) process in TEA1795T/N1,118 provides inherent isolation between substrate and active devices, enabling higher voltage tolerance (120 V drain sense), improved noise immunity in high-dI/dt environments, and reduced latch-up risk. This makes TEA1795T/N1,118 especially robust in resonant converters where fast switching edges and transformer leakage induce large transient voltages.
Can the TEA1795T/N1,118 be used in non-resonant topologies like conventional flyback?
Yes-the TEA1795T/N1,118 supports both resonant (LLC) and multi-output flyback topologies, as confirmed in its application diagrams and functional description. Its wide 8.5–38 V supply range, independent channel timing, and −220 mV activation threshold allow reliable operation across varying duty cycles and voltage stresses encountered in flyback designs. TEA1795T/N1,118 is explicitly validated for such use in NXP's official documentation.
TEA1795T/N1,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- GreenChip™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Secondary-Side Controller, Synchronous Rectifier
- Voltage - Input:
- -
- Voltage - Supply:
- 8.5V ~ 38V
- Current - Supply:
- -
- Operating Temperature:
- -40°C ~ 150°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
TEA1795T/N1,118 FAQ
1.How can I place an order for TEA1795T/N1,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for TEA1795T/N1,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TEA1795T/N1,118 reliable?
The price and inventory of TEA1795T/N1,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TEA1795T/N1,118 is usually 5 days.
3.What payment methods are accepted for TEA1795T/N1,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TEA1795T/N1,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TEA1795T/N1,118?
TEA1795T/N1,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TEA1795T/N1,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TEA1795T/N1,118?
For technical support, including TEA1795T/N1,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TEA1795T/N1,118 requirements.
6.How does Aetrix verify that TEA1795T/N1,118 is sourced from the original manufacturer or authorized distributors?
All TEA1795T/N1,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TEA1795T/N1,118 meets industry standards.
7.What is the process for return or replacement of TEA1795T/N1,118?
All TEA1795T/N1,118 units undergo pre-shipment inspection (PSI). If there is an issue with TEA1795T/N1,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TEA1795T/N1,118 part is unused and in its original packaging.
Return procedure for TEA1795T/N1,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TEA1795T/N1,118 Tags

-
UC3845AD8TR
Texas Instruments

-
UC2843AD8TR
Texas Instruments

-
LM3880MFX-1AE/NOPB
Texas Instruments

-
LM3880MFX-1AA/NOPB
Texas Instruments

-
INA234AIYBJR
Texas Instruments

-
INA700AYWFR
Texas Instruments

-
LM3880MF-1AE/NOPB
Texas Instruments

-
LM3880MF-1AA/NOPB
Texas Instruments

-
LM3881MM/NOPB
Texas Instruments

-
UCC2802DTR
Texas Instruments

-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

