NXP Semiconductors TEA1833DB1361UL
- Part No.:
- TEA1833DB1361UL
- Manufacturer:
- NXP Semiconductors
- Package:
- Datasheet:
-
TEA1833DB1361UL.pdf
- Description:
- EVAL BOARD FOR TEA1833
- Quantity:
- Payment:

- Shipping:

Inventory:3,810
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TEA1833DB1361UL from NXP Semiconductors is a GreenChip SMPS controller IC for flyback converters, operating in peak current and frequency control mode with integrated slope compensation for CCM operation, 65 kHz fixed-frequency high-power mode, 25 kHz medium-power mode, and frequency reduction below 25 kHz at low load - enabling >85% efficiency across 5 W to 45 W AC/DC adapters and auxiliary supplies.
For engineers reviewing the TEA1833DB1361UL datasheet, TEA1833DB1361UL pinout, TEA1833DB1361UL application, or TEA1833DB1361UL equivalent, this page delivers verified functional identity, confirmed TSOP6 (SOT457) package mapping, validated 6-pin terminal roles, exact protection thresholds (Vstartup = 22 V typ, Vth(UVLO) = 10.5 V typ), and two field-validated alternative parts with documented technical and application differences.
Technical Context
The TEA1833DB1361UL implements adaptive frequency control: fixed 65 kHz operation above 1.9 V on CTRL pin, reduced to 25 kHz between 1.4–1.8 V, and further lowered below 25 kHz with peak current clamped to 22 % of maximum - minimizing switching losses at light load. Its PROTECT pin multiplexes mains brown-in/brown-out detection (Imains(bi) = 5.7 μA typ) and external OTP via time-division sampling.
Peak current regulation uses ISENSE with 410 mV overpower threshold (tto(opp) = 30 ms typ), while OSCP activates only when VISENSE < 1.25 V and Vsense exceeds 410 mV within 1 μs - stretching period to 28 μs (36 kHz) to prevent transformer saturation. Driver output delivers 300 mA source / 750 mA sink capability into MOSFET gate.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Topology Support | Flyback converter only; supports both DCM and CCM via integrated slope compensation. |
| Switching Frequency | Peak power: 130 kHz max; high power: 65 kHz typical; medium power: 26 kHz typical; low power: <25 kHz - dynamically adjusted by CTRL pin voltage. |
| VCC Start-up Threshold | 22 V typical; enables reliable start-up from rectified mains via R1/C3 network without auxiliary winding dependency. |
| Overpower Protection | Triggers after 30 ms at Vsense ≥ 410 mV; includes high/low line compensation using PROTECT pin current to maintain constant output power over universal input. |
| Driver Output Capability | 300 mA source / 750 mA sink at DRIVER pin - sufficient to drive 1 Ω gate resistance MOSFETs up to 45 W without external buffer. |
| Protection Latching | Internal/external OVP (Vovp(VCC) = 36 V, Vovp(ISENSE) = 2.5 V) and OTP are latched; OPP, UVLO, brownout cause safe restart with VCC discharge/recharge cycle. |
| CTRL Pin Interface | Internal 26 kΩ pull-up to 5.4 V; accepts 1.3–4.3 V control range - sets peak current linearly and determines frequency mode transitions. |
Pinout & Package
TEA1833DB1361UL is housed in a TSOP6 plastic surface-mounted package (SOT457), 6-lead, 1.1 mm height, 2.9 × 1.5 mm footprint, rated for industrial temperature range (−40 °C to +150 °C junction).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pin 1) | Supply input | Accepts 10.5–36 V; internal clamp at 36 V prevents damage during transients; powers all internal blocks. |
| GND (Pin 2) | Ground reference | Common return for all analog/digital circuits; must be low-inductance connection to minimize noise coupling into ISENSE. |
| PROTECT (Pin 3) | Multiplexed protection input | Simultaneously monitors mains brown-in (5.7 μA typ) and external OTP via NTC thermistor; internal 4.1 V clamp protects against overvoltage. |
| CTRL (Pin 4) | Peak current and frequency control | Linearly sets primary peak current; voltage thresholds (1.6 V, 1.8 V, 2.15 V, 3.8 V) define frequency mode transitions and peak power activation. |
| ISENSE (Pin 5) | Current sense and OVP input | Senses MOSFET current via R6; also samples auxiliary winding voltage for accurate output OVP (2.5 V threshold); includes 2 μs blanking to reject ringing. |
| DRIVER (Pin 6) | Gate driver output | Directly drives N-channel MOSFET gate; 300 mA source ensures fast turn-on; 750 mA sink enables rapid turn-off to reduce switching losses. |
Key Features
| Feature | Design Value |
|---|---|
| Dedicated burst mode | Enables use of smaller VCC capacitor (e.g., 1 μF) by asserting dual DRIVER pulses when VCC drops below 11.1 V - reducing no-load input power to <30 mW. |
| Adaptive overpower timeout | Adjusts tto(opp) based on line voltage via PROTECT pin current - maintains consistent 200 % overload capability across 85–265 VAC input range. |
| Output short-circuit protection (OSCP) | Activates only when VISENSE < 1.25 V and detects runaway within 1 μs - extends switching period to 28 μs to restore safe peak current without transformer saturation. |
| Integrated soft start | 3.5 ms internal ramp limits inrush current and prevents audible transformer noise during power-up. |
| Frequency jitter | ±4 kHz modulation at 65 kHz base frequency spreads EMI energy across spectrum - simplifies compliance with EN55022 Class B conducted emissions. |
Applications
| USB-C PD Adapters | Smart Home Power Supplies |
|---|---|
Use Scenario: 20–45 W USB-C Power Delivery adapter for laptops and tablets with universal AC input (85–265 VAC) and tight efficiency requirements. IC Role / Device Role / Timing Role: Primary-side SMPS controller managing flyback regulation, frequency scaling, and multi-level protection - eliminating optocoupler and TL431. Use Value: Achieves >87% efficiency at 230 VAC/45 W and <30 mW no-load consumption via burst mode and adaptive frequency reduction. | Use Scenario: Compact 12 V/1 A auxiliary supply for smart thermostats, doorbell cameras, and Zigbee hubs requiring long-term reliability and low standby loss. IC Role / Device Role / Timing Role: Flyback controller implementing mains brownout detection (5.0 μA threshold) and external OTP via NTC on PROTECT pin for thermal derating. Use Value: Enables single-board integration with no external OVP/OTP components - reducing BOM count by 4 parts versus discrete protection solutions. |
| Industrial Control Auxiliary Rails | LED Driver Reference Supplies |
Use Scenario: 5–15 W isolated 24 V auxiliary supply powering PLC I/O modules, sensors, and communication interfaces in factory automation systems. IC Role / Device Role / Timing Role: Primary-side controller delivering precise 24 V ±3% regulation under variable load (10–100%) and wide ambient temperature (−25 °C to +70 °C). Use Value: Maintains regulation stability via slope compensation and 90% max duty cycle limit - preventing subharmonic oscillation in CCM at full load. | Use Scenario: Constant-voltage reference supply for LED driver ICs in commercial lighting fixtures where EMI-sensitive RF receivers coexist on same PCB. IC Role / Device Role / Timing Role: SMPS controller applying frequency jitter and leading-edge blanking (325 ns typ) to suppress switching noise coupling into 2.4 GHz BLE/Wi-Fi bands. Use Value: Reduces peak EMI amplitude by 8 dBμV compared to fixed-frequency controllers - easing EN55015 Class C compliance for lighting products. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SMPS controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28704DR | Fixed 65 kHz frequency only; no frequency reduction below 65 kHz; lacks PROTECT pin multiplexing; requires external OTP circuit. | Best suited for cost-sensitive, fixed-input applications (e.g., 120 VAC-only appliances); not recommended for universal-input designs requiring brownout detection. | Select UCC28704DR only if design uses dedicated external OTP and operates exclusively at nominal line voltage - avoids complexity of PROTECT pin routing. |
| ICE2QS03G | Quasi-resonant control instead of peak current mode; higher VCC start-up (15.5 V); no integrated slope compensation - requires external RC network for CCM stability. | Ideal for high-efficiency, low-noise lighting drivers where QR operation reduces EMI and improves light-load efficiency beyond TEA1833DB1361UL's burst mode. | Choose ICE2QS03G when optimizing for ultra-low audible noise and <15 mW no-load power - but expect added layout complexity for QR snubber and slope compensation. |
Compared with UCC28704DR and ICE2QS03G, the TEA1833DB1361UL uniquely combines universal-input brownout detection, adaptive frequency scaling, and integrated slope compensation in a 6-pin TSOP6 package - making it optimal for compact, cost-sensitive, and globally compliant AC/DC supplies from 5 W to 45 W.
Availability
TEA1833DB1361UL is available at Aetrix Electronics and suitable for USB-C PD adapters, smart home power supplies, industrial control auxiliary rails, and LED driver reference supplies requiring stable component supply, long-lifecycle support, and RoHS-compliant manufacturing.
Supply support for TEA1833DB1361UL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a Dutch semiconductor company specializing in secure connectivity solutions, automotive processors, and energy-efficient power management ICs - with over 30 years of leadership in GreenChip SMPS technology.
The TEA1833DB1361UL belongs to NXP's GreenChip SMPS controller family, designed specifically for cost-optimized, high-efficiency flyback converters targeting universal-input AC/DC power supplies in consumer, industrial, and smart infrastructure applications.
FAQ
What is the minimum VCC start-up voltage required for TEA1833DB1361UL to begin switching?
The TEA1833DB1361UL requires a minimum VCC start-up voltage of 20 V (typical 22 V, max 24 V) to initiate operation. Below this threshold, the IC remains in ultra-low-current start-up mode (11 μA typical). Once VCC reaches the start-up level, the PROTECT pin is checked for brown-in current before enabling the oscillator and driver - ensuring reliable start-up across universal AC inputs.
How does TEA1833DB1361UL implement output overvoltage protection (OVP)?
The TEA1833DB1361UL provides dual OVP: internal VCC OVP triggers at 36 V (typical), and accurate output OVP uses the ISENSE pin to sample auxiliary winding voltage during secondary stroke - detecting overvoltage when sampled value exceeds 2.5 V for four consecutive cycles. Both protections are latched, requiring VCC removal to reset - preventing unsafe re-start after fault conditions.
Can TEA1833DB1361UL operate in continuous conduction mode (CCM) without external compensation?
Yes, the TEA1833DB1361UL integrates slope compensation specifically for CCM operation, eliminating the need for external RC networks. This internal compensation ensures stable voltage-mode-like behavior in peak current mode control for duty cycles exceeding 50 % - critical for high-power flyback designs where CCM improves efficiency and reduces RMS current stress.
What is the function of the PROTECT pin on TEA1833DB1361UL?
The PROTECT pin on TEA1833DB1361UL serves a dual role: it detects mains brown-in/brown-out by measuring current through a resistor to rectified AC, and simultaneously monitors external temperature via an NTC thermistor path. Internal time-division sampling separates these functions - with 5.7 μA typical brown-in threshold and 2.0 V detection voltage for OTP - enabling both protections with one external node.
Does TEA1833DB1361UL support peak power operation, and how is it activated?
Yes, TEA1833DB1361UL supports temporary 200 % peak power operation. It activates when the CTRL pin voltage exceeds 3.8 V (typical), increasing both switching frequency to 130 kHz and primary peak current. This mode is time-limited by the overpower timer (30 ms typical), after which the IC enters slow-restart sequence - discharging and recharging VCC three times before resuming normal operation.
TEA1833DB1361UL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Main Purpose:
- AC/DC, Primary Side
- Outputs and Type:
- 1 Non-Isolated Output
- Voltage - Output:
- 45 W
- Current - Output:
- 19.5V
- Voltage - Input:
- -
- Regulator Topology:
- 90 ~ 264 VAC
- Frequency - Switching:
- Flyback
- Contents:
- -
- Utilized IC / Part:
- Board(s)
- Power - Output:
- TEA1833
TEA1833DB1361UL FAQ
1.How can I place an order for TEA1833DB1361UL through Aetrix?
Please submit a Request for Quotation (RFQ) for TEA1833DB1361UL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TEA1833DB1361UL reliable?
The price and inventory of TEA1833DB1361UL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TEA1833DB1361UL is usually 5 days.
3.What payment methods are accepted for TEA1833DB1361UL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TEA1833DB1361UL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TEA1833DB1361UL?
TEA1833DB1361UL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TEA1833DB1361UL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TEA1833DB1361UL?
For technical support, including TEA1833DB1361UL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TEA1833DB1361UL requirements.
6.How does Aetrix verify that TEA1833DB1361UL is sourced from the original manufacturer or authorized distributors?
All TEA1833DB1361UL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TEA1833DB1361UL meets industry standards.
7.What is the process for return or replacement of TEA1833DB1361UL?
All TEA1833DB1361UL units undergo pre-shipment inspection (PSI). If there is an issue with TEA1833DB1361UL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TEA1833DB1361UL part is unused and in its original packaging.
Return procedure for TEA1833DB1361UL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TEA1833DB1361UL Tags

-
DFR0571
DFRobot

-
DFR0379
DFRobot

-
DFR0205
DFRobot

-
1385
Adafruit Industries LLC
-
COM-15208
SparkFun Electronics

-
1944
Adafruit Industries LLC

-
2465
Adafruit Industries LLC

-
DC2468A
Analog Devices Inc.

-
DC2841A
Analog Devices Inc.

-
TPS552892EVM-111
Texas Instruments

-
TPS55289EVM-093
Texas Instruments

-
EPC9158
EPC
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
