NXP Semiconductors TEA19162T/1J
- Part No.:
- TEA19162T/1J
- Manufacturer:
- NXP Semiconductors
- Category:
- PFC (Power Factor Correction)
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TEA19162T/1J.pdf
- Description:
- IC PFC CTRLR DCM 134KHZ 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,453
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TEA19162T/1J from NXP Semiconductors is a dedicated Power Factor Correction (PFC) controller IC for resonant power supplies, operating in quasi-resonant and discontinuous conduction modes with valley switching. It delivers accurate boost voltage regulation (2.5 V reference), supports universal AC input (70–276 VAC), enables active X-capacitor discharge without external components, and targets 90–500 W systems used in desktop PCs and LCD TVs.
For engineers reviewing the TEA19162T/1J datasheet, TEA19162T/1J pinout, TEA19162T/1J application, or TEA19162T/1J equivalent, key selection considerations include its integrated burst-mode coordination with TEA19161T, fast latch reset for mains-reconnect recovery, soft-start/soft-stop sequencing, and dual-protection signaling via SNSBOOST pin.
Technical Context
The TEA19162T/1J implements ton-controlled PFC regulation using an internal transconductance error amplifier referenced to a trimmed 2.63 V on SNSBOOST, with dynamic gm adjustment during transients to prevent false OVP triggering. Its valley detection relies on SNSAUX input with built-in 44.5 µs demagnetization timeout and 3.8 µs valley signal generation when auxiliary signals are absent.
Communication with the TEA19161T LLC controller occurs exclusively through shared SUPIC supply and bidirectional SNSBOOST signaling - enabling coordinated start-up, burst-mode entry (via 2.8–3.23 V window), and latched protection reset (via 2.0 V pull-up). Mains compensation uses SNSMAINS current sensing to maintain constant loop bandwidth across 70–276 VAC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Topology Support | Quasi-resonant and discontinuous conduction mode PFC with valley switching |
| AC Input Range | 70 VAC to 276 VAC - enables single-design global mains compatibility |
| Boost Voltage Reference | 2.63 V ±1% on SNSBOOST - ensures stable 380–400 V DC bus regulation |
| Supply Start Threshold | 13.0 V on SUPIC - initiates operation only after sufficient bias is established |
| Current Sense Threshold | 0.5 V on SNSCUR - sets precise cycle-by-cycle overcurrent limit for external MOSFET |
| Valley Detection Timeout | 3.8 µs after demagnetization - guarantees minimum-voltage turn-on even without auxiliary signal |
| X-Cap Discharge Control | Active discharge via GATEPFC with 4 ms pulse repetition - eliminates need for bleeder resistors |
| Burst Mode Trigger Window | 2.8 V to 3.23 V on SNSBOOST - enables seamless low-power coordination with TEA19161T |
Pinout & Package
TEA19162T/1J is housed in an SO8 package (SOT96-1), 3.9 mm body width, with gull-wing leads suitable for standard reflow assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GATEPFC | PFC MOSFET gate driver output | Drives external high-side PFC switch with controlled slew rate to minimize EMI |
| GND | Power and signal reference ground | Common return for all analog and digital circuitry; must be low-impedance |
| SNSCUR | Programmable current sense input | Accepts voltage drop across external Rsense to enforce peak current limiting at 0.5 V |
| SUPIC | IC supply voltage input | Receives bias from TEA19161T SUPHV or auxiliary winding; UVP at 9 V disables operation |
| SNSBOOST | Boost output voltage sense & PFC-LLC comms | Carries regulated feedback (2.63 V ref) and bidirectional protection/burst signals with LLC |
| SNSMAINS | Mains voltage and external OTP sensing | Measures rectified mains current for brownin/brownout and sources NTC bias for thermal shutdown |
| PFCCOMP | Frequency compensation node | Connects external RC network to set loop bandwidth; clamped at 3.8 V max |
| SNSAUX | Auxiliary winding input | Detects transformer demagnetization and valley points; includes 5 kΩ series resistor recommendation |
Key Features
| Feature | Design Value |
|---|---|
| Integrated X-capacitor discharge | Eliminates external bleeder resistors and associated standby power loss |
| Valley/zero-voltage switching | Reduces MOSFET switching losses and EMI by ensuring turn-on at drain-source voltage minima |
| Fast latch reset mechanism | Enables automatic system recovery after latched fault when mains is reconnected - no manual power cycle needed |
| Accurate boost voltage regulation | 2.63 V ±1% internal reference ensures tight 380–400 V DC bus control across line/load/temperature |
| Universal AC input support | 70–276 VAC operation allows single BOM for worldwide deployment without hardware change |
| Soft start and soft stop | Prevents audible transformer noise and inrush stress during startup and burst-mode transitions |
Applications
| Desktop PC Power Supply | LCD Television PSU |
|---|---|
Use Scenario: 250–400 W ATX-compliant power supply with Energy Star 80 PLUS Gold efficiency requirement. IC Role / Device Role / Timing Role: Primary-side PFC controller regulating boost stage; coordinates timing and protection with TEA19161T LLC controller via SNSBOOST. Use Value: Achieves <75 mW no-load input power and >92% peak efficiency by enabling valley switching and burst-mode PFC disable below 20% load. | Use Scenario: 150–300 W integrated power supply for 43–75 inch LCD panels with Eco-design Directive compliance. IC Role / Device Role / Timing Role: Standalone PFC controller managing input rectification and boost conversion; synchronizes start-up sequence and OVP response with secondary LLC stage. Use Value: Meets EU ErP Lot 6 standby power limits via active X-cap discharge and 200 µA burst-mode quiescent current. |
| Notebook Adapter | Gaming Console PSU |
Use Scenario: Compact 90–120 W GaN-based adapter requiring high power density and low EMI. IC Role / Device Role / Timing Role: High-frequency PFC controller operating in DCM with frequency limitation to optimize magnetics size; interfaces with TEA1995T SR controller. Use Value: Enables 30 W/in³ power density by reducing heatsink requirements through valley switching and integrated protections. | Use Scenario: 350–500 W modular PSU for next-gen gaming consoles with strict acoustic noise limits. IC Role / Device Role / Timing Role: Burst-mode-capable PFC controller that enters low-frequency operation during idle states; communicates fault status to LLC via SNSBOOST pin. Use Value: Eliminates audible coil whine during standby by enforcing soft stop/start and disabling PFC entirely below 5% load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PFC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28070DWR | Fixed-frequency continuous conduction mode (CCM); no valley switching or burst-mode coordination | Requires separate LLC controller interface; lacks integrated X-cap discharge and mains compensation | Preferred for cost-sensitive CCM designs where efficiency >90% at full load is prioritized over ultra-low standby |
| ICE3PCS01G | Transitional-mode (TM) PFC with fixed 65 kHz max frequency; no SNSBOOST-based PFC-LLC handshake | Supports standalone operation but cannot coordinate burst mode or fast latch reset with companion LLC IC | Selected when designing non-resonant PSUs targeting IECEE CB Scheme certification without multi-chip combo architecture |
Compared with UCC28070DWR and ICE3PCS01G, the TEA19162T/1J uniquely integrates PFC-LLC communication, active X-cap discharge, and valley-switching control - enabling complete 90–500 W resonant power supplies with <75 mW no-load consumption and single-BOM global AC input support.
Availability
TEA19162T/1J is available at Aetrix Electronics and suitable for desktop PC power supplies, LCD television PSUs, and notebook adapters requiring stable component supply, long-term lifecycle assurance, and compliance with Energy Star, DoE Level VI, and EU Eco-design directives.
Supply support for TEA19162T/1J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a Dutch semiconductor company specializing in secure connectivity solutions for automotive, industrial, and consumer applications, with leadership in power management and high-efficiency AC-DC conversion.
The TEA19162T/1J belongs to NXP's TEA19xx resonant power supply controller family, designed specifically to enable compact, high-efficiency, and ultra-low-standby-power power supplies for computing and display applications.
FAQ
What is the primary function of the TEA19162T/1J in a power supply design?
The TEA19162T/1J is a dedicated Power Factor Correction (PFC) controller IC optimized for resonant topologies. Its core function is to regulate the boost-stage output voltage (typically 380–400 V DC) while coordinating with the TEA19161T LLC controller via the SNSBOOST pin. It implements valley switching, burst-mode operation, and active X-capacitor discharge - all critical for achieving <75 mW no-load power and >92% peak efficiency in 90–500 W systems. The TEA19162T/1J does not operate standalone; it requires pairing with TEA19161T or TEA1995T for full system functionality.
How does the TEA19162T/1J achieve ultra-low no-load power consumption?
The TEA19162T/1J achieves <75 mW total system no-load input power through three integrated mechanisms: (1) burst-mode operation coordinated with TEA19161T via SNSBOOST pin, reducing PFC switching at light loads; (2) active X-capacitor discharge that eliminates bleeder resistor losses; and (3) 200 µA quiescent current in burst mode. These features collectively eliminate the need for auxiliary low-power supplies. The TEA19162T/1J itself contributes <10 mW in burst mode, with the remainder attributed to optimized LLC and synchronous rectifier stages in the full TEA19xx combo system.
What protection features are implemented in the TEA19162T/1J and how are they signaled?
The TEA19162T/1J implements OverVoltage Protection (OVP), OverCurrent Protection (OCP), Open-Loop Protection (OLP), Short-Circuit Protection (SCP), brownin/brownout detection, and internal/external OverTemperature Protection (OTP). Critical protections like OVP and OTP are latched and signaled bidirectionally via the SNSBOOST pin - pulling it low disables the companion TEA19161T LLC controller, while pulling it to 2.0 V resets both controllers after mains reconnection. OCP operates cycle-by-cycle at 0.5 V on SNSCUR, while SCP triggers when SNSBOOST falls below 0.4 V. All protections are validated per IEC/EN 62368-1 safety requirements.
Can the TEA19162T/1J be used without the TEA19161T LLC controller?
No, the TEA19162T/1J is not designed for standalone use. Its start-up sequence, burst-mode control, protection signaling, and supply regulation depend on bidirectional communication with the TEA19161T via shared SUPIC and SNSBOOST pins. Attempting to operate the TEA19162T/1J independently results in failure to initiate switching - the SNSBOOST pin remains pulled low by the unpowered TEA19161T, preventing PFC enablement. For non-resonant applications, NXP offers alternative PFC controllers like the UBA2213, but the TEA19162T/1J requires the TEA19161T or TEA1995T to function as specified.
What is the role of the SNSMAINS pin on the TEA19162T/1J and how is it configured?
On the TEA19162T/1J, the SNSMAINS pin serves a dual function: (1) mains voltage sensing for brownin/brownout detection via peak current measurement, and (2) external NTC thermistor bias for overtemperature protection. During normal operation, it sinks current proportional to rectified mains voltage; when mains drops below threshold, it sources 26 µA to measure NTC resistance. Configuration requires a precision resistive divider from rectified mains to SNSMAINS, with typical values of 1 MΩ series + 100 kΩ to GND. No external capacitor is required. The pin's dual-role design eliminates separate sensing circuits, reducing BOM count and PCB area in compact 90–500 W designs.
TEA19162T/1J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- GreenChip™
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Mode:
- Discontinuous Conduction (DCM)
- Frequency - Switching:
- 134kHz
- Current - Startup:
- 800 µA
- Voltage - Supply:
- 70 ~ 276 VAC
- Operating Temperature:
- -40°C ~ 150°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
TEA19162T/1J FAQ
1.How can I place an order for TEA19162T/1J through Aetrix?
Please submit a Request for Quotation (RFQ) for TEA19162T/1J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TEA19162T/1J reliable?
The price and inventory of TEA19162T/1J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TEA19162T/1J is usually 5 days.
3.What payment methods are accepted for TEA19162T/1J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TEA19162T/1J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TEA19162T/1J?
TEA19162T/1J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TEA19162T/1J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TEA19162T/1J?
For technical support, including TEA19162T/1J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TEA19162T/1J requirements.
6.How does Aetrix verify that TEA19162T/1J is sourced from the original manufacturer or authorized distributors?
All TEA19162T/1J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TEA19162T/1J meets industry standards.
7.What is the process for return or replacement of TEA19162T/1J?
All TEA19162T/1J units undergo pre-shipment inspection (PSI). If there is an issue with TEA19162T/1J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TEA19162T/1J part is unused and in its original packaging.
Return procedure for TEA19162T/1J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TEA19162T/1J Tags

-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi

-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi

-
L4981BD013TR
STMicroelectronics

-
UCC28070DWR
Texas Instruments

-
UCC28070PWR
Texas Instruments

-
UC3854DWTR
Texas Instruments

-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments

-
UC2854BDWTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

