NXP Semiconductors TEA1993TS/1X
- Part No.:
- TEA1993TS/1X
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Supply Controllers, Monitors
- Package:
- SC-74, SOT-457
- Datasheet:
-
TEA1993TS/1X.pdf
- Description:
- IC CTRLR SYNC RECT SC-74
- Quantity:
- Payment:

- Shipping:

Inventory:3,903
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TEA1993TS/1X from NXP Semiconductors is a GreenChip synchronous rectifier (SR) controller IC for flyback switch-mode power supplies, featuring adaptive gate drive for maximum efficiency across all load conditions, drain sense capability up to 120 V, and self-supply operation for low-output-voltage or high-side rectification applications. It drives external SR MOSFETs on the secondary side to replace diodes in chargers, adapters, and USB PD-compliant power supplies.
For engineers reviewing the TEA1993TS/1X datasheet, TEA1993TS/1X pinout, TEA1993TS/1X application, or TEA1993TS/1X equivalent, key selection considerations include its TSOP6 (SOT457) package, 6-pin configuration with dedicated DRAIN/SOURCE sensing, UVLO with active gate pull-down, and support for both standard and logic-level SR MOSFETs in battery charging and high-efficiency flyback designs.
Technical Context
The TEA1993TS/1X implements a dual-sense architecture using separate DRAIN and SOURCE pins to monitor the SR MOSFET's VDS, regulating conduction to maintain −37 mV differential during regulation phase and switching off when VDS exceeds +300 mV. Its adaptive gate driver delivers 0.50 A source / 0.65 A sink current with programmable max gate voltage (4.2 V to 12.3 V) depending on XV pin configuration.
Startup is managed via CAP pin charging-either through DRAIN (when XV < 4.7 V) or via integrated diode (when XV > 4.7 V)-enabling self-supply operation without auxiliary windings. UnderVoltage LockOut activates below 3.6 V on CAP and includes active gate pull-down via 6.8 Ω internal resistance to ensure safe SR MOSFET turn-off.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply architecture | Self-supplying via CAP pin; supports high-side rectification and sub-4.7 V output applications without auxiliary winding |
| Drain sense voltage range | −0.8 V to +120 V - enables robust operation in high-voltage flyback secondaries |
| Regulation threshold | −37 mV VDS differential - precise synchronous conduction control minimizes conduction loss |
| Gate driver output | 0.50 A source / 0.65 A sink - ensures fast SR MOSFET turn-on/turn-off for high-frequency operation |
| UVLO thresholds | Vstart(CAP) = 3.7 V typ., Vstop(CAP) = 3.6 V typ. - guarantees reliable startup and fail-safe shutdown |
| Min. SR active time | 1.5 μs - prevents premature turn-off due to ringing while maintaining light-load efficiency |
| Package | TSOP6 (SOT457), 6-lead plastic surface-mount - compact footprint compatible with high-density PCB layouts |
Pinout & Package
TSOP6 (SOT457) package: 6-lead plastic surface-mounted package per JEDEC SC-74 outline, 3.1 mm × 2.7 mm body, 0.95 mm pitch, 1.1 mm max height.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CAP (Pin 1) | Internal supply capacitor input | Charged via DRAIN or XV to generate internal VCC; determines startup timing and gate drive voltage level |
| GND (Pin 2) | Ground reference | Common return for all internal circuitry and gate driver sink path |
| XV (Pin 3) | External supply input | Selects gate driver voltage: 0 V → 9 V, 2 V → 4 V, 5 V → 4.2 V, 12 V → 9.8 V - configures for standard or logic-level MOSFETs |
| GATE (Pin 4) | SR MOSFET gate driver output | Delivers regulated high-current drive to SR MOSFET gate; actively pulled low during UVLO |
| SOURCE (Pin 5) | SR MOSFET source sense input | Direct connection to MOSFET source minimizes PCB trace error; enables accurate VDS measurement |
| DRAIN (Pin 6) | SR MOSFET drain sense input | High-voltage input (up to +120 V) detecting MOSFET conduction state and enabling self-supply charging |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive gate drive | Adjusts gate voltage and timing dynamically to maintain optimal VDS regulation across full load range, maximizing efficiency at light and heavy loads |
| Self-supply capability | Eliminates need for auxiliary winding by harvesting energy from DRAIN pin, enabling compact, low-cost designs for USB BC/PD and quick-charge adapters |
| Drain-source differential sensing | Separate SOURCE and DRAIN inputs reject common-mode noise and PCB parasitics, ensuring stable SR switching even under high dI/dt conditions |
| UVLO with active gate pull-down | 6.8 Ω internal pull-down holds GATE low during undervoltage events, preventing erratic SR MOSFET behavior and improving system safety |
| Wide output voltage operation | Supports flyback outputs from 0 V upward - validated for battery charging and variable-output industrial supplies |
Applications
| USB PD Fast Charging Adapter | Low-Voltage Battery Charger |
|---|---|
Use Scenario: 20–100 W USB Power Delivery adapter with variable 5–20 V output delivering up to 5 A. IC Role / Device Role / Timing Role: Secondary-side synchronous rectifier controller managing SR MOSFET conduction timing and gate drive in flyback topology. Use Value: Enables >94% efficiency at 10% load and eliminates heat sink requirements by reducing conduction losses versus Schottky diodes. | Use Scenario: 5–12 V lithium-ion battery charger with output as low as 0.5 V during CC/CV transition. IC Role / Device Role / Timing Role: Self-powered SR controller driving low-RDS(on) MOSFET without auxiliary winding, sustaining regulation down to 0 V output. Use Value: Achieves 2.5× lower no-load power (<200 μA) and eliminates auxiliary bias circuitry, reducing BOM count and board area. |
| High-Side Rectified Flyback | Universal AC-DC Adapter |
Use Scenario: 36–75 V telecom or PoE-powered flyback supply where SR MOSFET is placed on transformer primary side of secondary winding. IC Role / Device Role / Timing Role: High-side configured SR controller using CAP-based self-supply and DRAIN-referenced sensing to manage gate drive referenced to floating source. Use Value: Removes need for isolated gate drive transformers or bootstrap circuits, simplifying layout and improving reliability in high-voltage secondary rails. | Use Scenario: Multi-output 12 V/5 V/3.3 V universal adapter for consumer electronics with wide input (90–264 VAC) and variable load profiles. IC Role / Device Role / Timing Role: Adaptive SR controller optimizing conduction timing across all outputs and load combinations in multi-winding flyback design. Use Value: Maintains >90% efficiency from 5% to 100% load across all outputs, meeting DOE Level VI and CoC Tier 2 efficiency standards without derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous rectifier controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor NCP4307DR2G | Fixed 5 V gate drive; no XV pin for voltage selection; requires external supply or auxiliary winding | Limited to fixed-output or auxiliary-wound designs; lacks self-supply for ultra-low-VOUT | Choose when cost sensitivity outweighs flexibility; not suitable for USB PD variable-voltage or high-side rectification |
| Infineon IRS21271PBF | Half-bridge high-side driver with integrated bootstrap; no dedicated DRAIN/SOURCE sensing or adaptive regulation | Requires external sensing circuitry and control logic; not a drop-in SR controller replacement | Use only in custom high-side gate driver implementations; adds design complexity versus TEA1993TS/1X's integrated solution |
Compared with NCP4307DR2G and IRS21271PBF, the TEA1993TS/1X uniquely combines self-supply operation, programmable gate voltage via XV pin, and precision −37 mV VDS regulation-enabling simpler, more efficient, and smaller-footprint SR designs in USB PD, battery charging, and high-side flyback applications.
Availability
TEA1993TS/1X is available at Aetrix Electronics and suitable for USB PD fast charging adapters, low-voltage battery chargers, and high-side rectified flyback power supplies requiring stable component supply, long-term lifecycle support, and consistent parametric performance.
Supply support for TEA1993TS/1X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer electronics.
The TEA1993TS/1X belongs to NXP's GreenChip family of high-efficiency power conversion ICs, designed specifically to enable ultra-low no-load power, adaptive synchronous rectification, and simplified flyback SMPS designs for energy-conscious consumer and industrial power supplies.
FAQ
What is the function of the XV pin on the TEA1993TS/1X?
The XV pin on the TEA1993TS/1X selects the maximum gate driver output voltage: grounding XV sets VG(max) to 9 V for standard SR MOSFETs; connecting XV to 2 V or 5 V configures 4 V or 4.2 V output for logic-level devices. This pin also influences CAP pin charging behavior and enables self-supply operation in low-output-voltage applications. The TEA1993TS/1X uses XV voltage level to adapt gate drive strength and startup characteristics without external components.
How does the TEA1993TS/1X achieve self-supply operation in high-side rectification?
The TEA1993TS/1X achieves self-supply operation in high-side rectification by charging the external capacitor on the CAP pin through the DRAIN pin when the SR MOSFET is off and drain voltage rises. This eliminates the need for an auxiliary winding or separate bias supply. During conduction, the IC regulates the SR MOSFET using SOURCE and DRAIN inputs, while maintaining internal supply stability. The TEA1993TS/1X sustains this operation across output voltages down to 0 V, making it ideal for high-side configurations in telecom and PoE applications.
What is the purpose of separate SOURCE and DRAIN pins on the TEA1993TS/1X?
The separate SOURCE and DRAIN pins on the TEA1993TS/1X enable precise differential sensing of the SR MOSFET's VDS while rejecting common-mode noise and PCB trace inductance errors. SOURCE must be connected directly to the MOSFET source terminal to avoid voltage drops from high dI/dt currents, ensuring accurate regulation to −37 mV. This architecture allows the TEA1993TS/1X to maintain stable synchronous rectification timing and gate drive even in high-frequency, high-current flyback converters where parasitic effects would otherwise cause mis-triggering.
Does the TEA1993TS/1X support both low-side and high-side SR MOSFET configurations?
Yes, the TEA1993TS/1X supports both low-side and high-side SR MOSFET configurations. In low-side mode, SOURCE connects to ground and DRAIN monitors the MOSFET drain. In high-side mode, SOURCE connects to the MOSFET source (floating node), and DRAIN senses the drain referenced to that node-enabled by the IC's differential sensing architecture and self-supply capability. The TEA1993TS/1X maintains identical regulation accuracy (−37 mV VDS) and timing control (1.5 μs min on-time) in both configurations, as confirmed in Figures 3 and 11 of the official datasheet.
What is the typical no-load supply current of the TEA1993TS/1X?
The typical no-load supply current of the TEA1993TS/1X is below 200 μA in power-save operation with XV = 5 V, as specified in Section 2.1 and Table 6 of the datasheet. This ultra-low quiescent current directly contributes to compliance with stringent energy-efficiency standards such as DOE Level VI and EU CoC Tier 2. The TEA1993TS/1X achieves this by dynamically disabling non-essential circuitry during light-load conditions while retaining fast wake-up capability-ensuring rapid response when load increases.
TEA1993TS/1X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- GreenChip™
- Package/Case:
- SC-74, SOT-457
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Applications:
- Secondary-Side Controller, Synchronous Rectifier
- Voltage - Input:
- -
- Voltage - Supply:
- -
- Current - Supply:
- 200 µA
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-74
TEA1993TS/1X FAQ
1.How can I place an order for TEA1993TS/1X through Aetrix?
Please submit a Request for Quotation (RFQ) for TEA1993TS/1X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TEA1993TS/1X reliable?
The price and inventory of TEA1993TS/1X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TEA1993TS/1X is usually 5 days.
3.What payment methods are accepted for TEA1993TS/1X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TEA1993TS/1X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TEA1993TS/1X?
TEA1993TS/1X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TEA1993TS/1X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TEA1993TS/1X?
For technical support, including TEA1993TS/1X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TEA1993TS/1X requirements.
6.How does Aetrix verify that TEA1993TS/1X is sourced from the original manufacturer or authorized distributors?
All TEA1993TS/1X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TEA1993TS/1X meets industry standards.
7.What is the process for return or replacement of TEA1993TS/1X?
All TEA1993TS/1X units undergo pre-shipment inspection (PSI). If there is an issue with TEA1993TS/1X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TEA1993TS/1X part is unused and in its original packaging.
Return procedure for TEA1993TS/1X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TEA1993TS/1X Tags

-
UC3845AD8TR
Texas Instruments

-
UC2843AD8TR
Texas Instruments

-
LM3880MFX-1AE/NOPB
Texas Instruments

-
LM3880MFX-1AA/NOPB
Texas Instruments

-
INA234AIYBJR
Texas Instruments

-
INA700AYWFR
Texas Instruments

-
LM3880MF-1AE/NOPB
Texas Instruments

-
LM3880MF-1AA/NOPB
Texas Instruments

-
LM3881MM/NOPB
Texas Instruments

-
UCC2802DTR
Texas Instruments

-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

