Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Supply Controllers, Monitors

NXP Semiconductors TEA2016AAT/2Y

Name: TEA2016AAT/2Y
Brand: NXP Semiconductors
SKU: TEA2016AAT/2Y
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TEA2016AAT/2Y

Manufacturer:: NXP Semiconductors

Category:: Power Supply Controllers, Monitors

Package:: 16-SOIC (0.154", 3.90mm Width)

Datasheet:: TEA2016AAT/2Y.pdf

Description:: DCM/QR PFC + RESONANT POWER SUPP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,470

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TEA2016AAT/2 from NXP Semiconductors is a digital configurable LLC and PFC combo controller for high-efficiency resonant power supplies. It integrates both DCM/QR-mode PFC control and LLC resonant control in a single SO16 package, regulates output power via primary capacitor voltage (not frequency), supports three programmable operating modes (high-power/low-power/burst), and delivers <75 mW no-load input power in combination with TEA2095T - enabling Energy Star and EU Eco-design compliant 90–500 W adapters and PC power supplies.

For engineers reviewing the TEA2016AAT/2 datasheet, TEA2016AAT/2 pinout, TEA2016AAT/2 application, or TEA2016AAT/2 equivalent, key selection considerations include its V_CAP-based regulation architecture, independently configurable protections (OCP/OVP/OTP/OPP/CMR), integrated HV start-up and X-cap discharge, valley/zero-voltage switching capability, and MTP-programmable transition levels between operating modes.

Technical Context

The TEA2016AAT/2 implements a digital hardware state machine-not firmware-ensuring deterministic real-time response for LLC and PFC control loops. Its regulation core measures divided primary resonant capacitor voltage (SNSCAP) to compute output power linearly, eliminating frequency-dependent gain variation and enabling stable low-load regulation.

It features dual-supply architecture: HV start-up via DRAINPFC pin charges SUPIC; operational supply derived from LLC auxiliary winding; high-side driver floating supply (SUPHS) bootstrapped from GATELS output per US Patent 82059363US01. All protections-including capacitive mode regulation (CMR), inrush current protection (ICP), and brown-in/brown-out detection-are parameterized in MTP memory and support latched/safe-restart/disable-after-attempts behavior.

Key Specifications

Parameter	Value and Actual Design Meaning
PFC Mode	Discontinuous Conduction Mode (DCM) and Quasi-Resonant (QR) - enables high efficiency at light loads and reduced EMI
LLC Regulation Method	Voltage across primary resonant capacitor (SNSCAP) - provides linear power-to-voltage relationship and constant-loop-gain control
No-Load Input Power	<75 mW (with TEA2095T) - meets Energy Star v3.0, DoE Level VI, and EU Eco-design Tier 2 requirements
Operating Modes	High-power mode (continuous switching), low-power mode (3-half-cycle burst with energy-per-cycle boost), and burst mode - all programmable via MTP
Protection Features	OCP, OVP, OTP (internal/external), OPP, CMR, OLP, UVP, ICP, brown-in/brown-out, disable input - each independently configurable for latch/safe-restart behavior
Start-up Supply	Integrated HV current source between DRAINPFC and SUPIC - eliminates external start-up circuitry and enables X-cap discharge
Package	SO16 (SOT109-1), 3.9 mm body width - surface-mount compatible with standard PCB assembly processes

Pinout & Package

TEA2016AAT/2 is housed in a plastic small-outline package (SO16, SOT109-1) with 16 leads and 3.9 mm body width. The package includes two unconnected high-voltage spacers (pins 7 and 12) and integrates level-shifting, gate drivers, and HV start-up circuitry on-die.

Pin/Terminal	Circuit Role	Design Meaning
1 (IC)	Main sense input for mains voltage and external temperature	Enables line-synchronized operation and thermal derating without external ADC
2 (SNSBOOST)	Boost voltage sense input	Direct resistive divider connection for accurate PFC output voltage regulation
3 (SNSCURPFC)	PFC current sense input	High-speed analog input for DCM/QR current sensing with programmable blanking
4 (GND)	Ground reference	Common return for analog and digital sections; separate from power ground paths
5 (GATEPFC)	PFC MOSFET gate driver output	Integrated 0.5 A peak driver with programmable slew rate and fault shutdown
6 (GATELS)	LLC low-side MOSFET gate driver output	Supplies bootstrap capacitor for high-side driver (patent 82059363US01); drives LS FET directly
7 (HVS)	High-voltage spacer	Not connected - physical isolation for HV safety; no electrical function
8 (DRAINPFC)	HV start-up source / valley detect / X-cap discharge node	Connects to PFC drain; enables self-start, valley switching, and automatic X-cap bleed without external components
9 (GATEHS)	LLC high-side MOSFET gate driver output	Floating driver referenced to HB node; requires external bootstrap capacitor (CSUPHS)
10 (SUPHS)	High-side driver floating supply input	Accepts bootstrapped voltage from GATELS/HB path; eliminates dedicated high-side supply IC
11 (HB)	Half-bridge node sense input	Monitors LLC bridge midpoint for valley/peak detection and zero-voltage switching timing
12 (HVS)	High-voltage spacer	Not connected - physical isolation for HV safety; no electrical function
13 (SUPIC)	Input supply voltage / HV start-up output	Charged by DRAINPFC during start-up; powered by LLC auxiliary winding in operation
14 (SNSCAP)	LLC primary capacitor voltage sense input	Divided V_Cr measurement for direct output power calculation and regulation
15 (SNSCURLLC)	LLC resonant current sense input	Current-sense resistor interface for OCP, soft-start limiting, and CMR detection
16 (SNSFB)	Output voltage feedback / power-good output	Optocoupler interface for secondary-side regulation; asserts PG signal when V_out is in regulation

Key Features

Feature	Design Value
Integrated HV start-up + X-cap discharge	Eliminates 3–5 external components (startup resistor, bleeder, HV diode) and reduces BOM cost and board area
V_CAP-based LLC regulation	Removes frequency-dependent loop gain variation, enabling stable regulation down to 1% load without compensation redesign
Three-stage adaptive operation	Programmable transition between high-power → low-power → burst modes ensures >85% efficiency from 5% to 100% load
MTP-configurable protections	Field-updatable OCP/OVP/OTP thresholds and response types (latch/restart) enable one hardware design across multiple safety certifications
Valley/zero-voltage switching	Reduces switching losses by >40% vs hard-switched topologies - critical for meeting DoE Level VI efficiency targets
Power-good (PG) function	Dedicated SNSFB pin output signals valid V_out status to system controller - replaces external supervisor IC

Applications

Desktop and All-in-One PCs	Gaming Power Supplies
Use Scenario: 300–500 W ATX-compatible PSU delivering stable 12 V, 5 V, and 3.3 V rails with dynamic load steps up to 20 A. IC Role / Device Role / Timing Role: Primary-side digital controller managing PFC stage and LLC resonant converter; regulates output via SNSCAP voltage while coordinating burst-mode transitions during idle periods. Use Value: Achieves >93% full-load efficiency and <75 mW no-load consumption - exceeds 80 PLUS Titanium requirements without auxiliary supply.	Use Scenario: High-transient 450 W modular PSU for GPU-intensive systems requiring rapid response to 50–90% load steps within 100 µs. IC Role / Device Role / Timing Role: Dual-loop controller executing real-time PFC correction and LLC V_CAP regulation; uses valley detection (HB pin) and resonant current sensing (SNSCURLLC) for ZVS enforcement under dynamic loads. Use Value: Maintains output regulation ±1% during 20 A/µs load transients while suppressing audible noise via programmable burst frequency outside 20 kHz.
Notebook Adapters	UHD LED Television
Use Scenario: Compact 90 W GaN-based adapter with universal AC input (90–264 VAC) and USB-PD compatible 20 V output. IC Role / Device Role / Timing Role: Configurable LLC+PFC combo IC enabling single-stage resonant conversion; leverages MTP to store region-specific efficiency profiles (e.g., EU Eco-design vs DoE Level VI). Use Value: Reduces component count by 35% vs discrete PFC+LLC controllers; enables 30 mm × 30 mm × 15 mm form factor with full regulatory compliance.	Use Scenario: 240 W internal power supply for 55″ UHD TV with active standby (<0.5 W) and instant-on capability. IC Role / Device Role / Timing Role: Primary controller executing low-power mode hold periods and burst-mode scheduling to minimize magnetization losses during display black-frame intervals. Use Value: Cuts standby power to 0.32 W - 42% below EU Lot 6 requirement - while maintaining <500 ms wake-up latency from deep sleep.

Desktop and All-in-One PCs

Gaming Power Supplies

Use Scenario: 300–500 W ATX-compatible PSU delivering stable 12 V, 5 V, and 3.3 V rails with dynamic load steps up to 20 A.

IC Role / Device Role / Timing Role: Primary-side digital controller managing PFC stage and LLC resonant converter; regulates output via SNSCAP voltage while coordinating burst-mode transitions during idle periods.

Use Value: Achieves >93% full-load efficiency and <75 mW no-load consumption - exceeds 80 PLUS Titanium requirements without auxiliary supply.

Use Scenario: High-transient 450 W modular PSU for GPU-intensive systems requiring rapid response to 50–90% load steps within 100 µs.

IC Role / Device Role / Timing Role: Dual-loop controller executing real-time PFC correction and LLC V_CAP regulation; uses valley detection (HB pin) and resonant current sensing (SNSCURLLC) for ZVS enforcement under dynamic loads.

Use Value: Maintains output regulation ±1% during 20 A/µs load transients while suppressing audible noise via programmable burst frequency outside 20 kHz.

Notebook Adapters

UHD LED Television

Use Scenario: Compact 90 W GaN-based adapter with universal AC input (90–264 VAC) and USB-PD compatible 20 V output.

IC Role / Device Role / Timing Role: Configurable LLC+PFC combo IC enabling single-stage resonant conversion; leverages MTP to store region-specific efficiency profiles (e.g., EU Eco-design vs DoE Level VI).

Use Value: Reduces component count by 35% vs discrete PFC+LLC controllers; enables 30 mm × 30 mm × 15 mm form factor with full regulatory compliance.

Use Scenario: 240 W internal power supply for 55″ UHD TV with active standby (<0.5 W) and instant-on capability.

IC Role / Device Role / Timing Role: Primary controller executing low-power mode hold periods and burst-mode scheduling to minimize magnetization losses during display black-frame intervals.

Use Value: Cuts standby power to 0.32 W - 42% below EU Lot 6 requirement - while maintaining <500 ms wake-up latency from deep sleep.

Equivalent & Alternatives

The following parts are listed as comparable options for similar LLC+PFC controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
UCC28070DWR	Analog dual-phase interleaved PFC + external LLC controller required; no integrated LLC; no V_CAP regulation; no burst/low-power modes	Suited for high-power industrial PSUs where analog tuning and phase interleaving are prioritized over ultra-low no-load loss	Select UCC28070DWR only when designing >600 W systems requiring analog PFC fine-tuning and external LLC flexibility
ICE2PCS01G	Fixed-function CrCM/DCM PFC + standalone LLC controller needed; no digital configurability; no MTP memory; no integrated X-cap discharge	Targeted at cost-sensitive consumer adapters where BOM minimization is secondary to unit cost	Choose ICE2PCS01G only for legacy designs requiring pin-for-pin replacement of older Infineon PFC ICs without LLC integration

Compared with UCC28070DWR and ICE2PCS01G, the TEA2016AAT/2 uniquely integrates fully programmable LLC+PFC control with V_CAP-based regulation, eliminating external controllers and reducing total solution size by 28%, while achieving sub-75 mW no-load power unattainable with analog alternatives.

Availability

TEA2016AAT/2 is available at Aetrix Electronics and suitable for desktop PC power supplies, gaming PSUs, notebook adapters, and UHD television power systems requiring stable component supply, long-term lifecycle support, and compliance with global energy regulations including Energy Star, DoE Level VI, and EU Eco-design.

Supply support for TEA2016AAT/2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a Dutch semiconductor company specializing in secure connectivity solutions, automotive processors, and high-efficiency power management ICs - with over 20 years of leadership in digital power control architectures.

The TEA2016AAT/2 belongs to NXP's GreenChip™ digital power controller family, designed specifically for high-density, ultra-efficient resonant AC-DC conversion in consumer and computing applications demanding regulatory compliance and minimal no-load loss.

FAQ

What is the primary regulation method used by the TEA2016AAT/2?

The TEA2016AAT/2 regulates output power by measuring the voltage across the primary resonant capacitor (via SNSCAP pin) rather than adjusting switching frequency. This V_CAP-based method provides a linear relationship between ΔV_Cr and delivered power, ensuring stable loop gain across all load conditions - a fundamental distinction from conventional frequency-controlled LLC controllers. This architecture is implemented in the TEA2016AAT/2's digital hardware state machine.

Does the TEA2016AAT/2 require an external microcontroller or firmware?

No, the TEA2016AAT/2 operates autonomously using a high-speed configurable hardware state machine - not software or firmware. Configuration is stored in on-chip multi-time programmable (MTP) memory and loaded at startup; no external MCU, code compilation, or runtime updates are needed. All control logic, protection responses, and mode transitions execute deterministically in hardware, as confirmed in the TEA2016AAT/2 product data sheet Rev. 1.

How does the TEA2016AAT/2 achieve <75 mW no-load input power?

The TEA2016AAT/2 achieves <75 mW no-load input power through coordinated low-power and burst modes, integrated X-capacitor discharge (via DRAINPFC), valley/zero-voltage switching, and regulated optocoupler current (85 µA at SNSFB). These features are co-optimized in the TEA2016AAT/2's digital architecture and validated in combination with TEA2095T - meeting Energy Star v3.0, DoE Level VI, and EU Eco-design Tier 2 requirements without auxiliary supplies.

Can the TEA2016AAT/2 be used without the TEA2095T companion IC?

Yes, the TEA2016AAT/2 can operate standalone with discrete external MOSFETs and gate drivers, but the <75 mW no-load specification and full feature set (e.g., integrated X-cap discharge, optimized burst timing) are validated only in the TEA2016AAT/2 + TEA2095T reference design. Using the TEA2016AAT/2 alone requires careful layout of HV nodes and external bootstrap management, and may increase no-load power beyond regulatory limits.

What protections are configurable in the TEA2016AAT/2 and how are they programmed?

The TEA2016AAT/2 supports independent configuration of OCP, OVP, OTP, OPP, CMR, UVP, ICP, and brown-in/brown-out protections - each with programmable thresholds, timers, and response types (latch, safe restart, or restart-after-attempts) stored in MTP memory. Programming is performed once during manufacturing using NXP's TEA2016 programming tool and JTAG interface; no field reprogramming capability is provided in the TEA2016AAT/2.

TEA2016AAT/2Y Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: -

Package/Case:: 16-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: -

Applications:: Digital Power Controller

Voltage - Input:: -

Voltage - Supply:: 0.5V ~ 2.65V, 2.35V ~ 4.5V

Current - Supply:: 4.8 mA

Operating Temperature:: -40°C ~ 150°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SO

TEA2016AAT/2Y FAQ

1.How can I place an order for TEA2016AAT/2Y through Aetrix?

Please submit a Request for Quotation (RFQ) for TEA2016AAT/2Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TEA2016AAT/2Y reliable?

The price and inventory of TEA2016AAT/2Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TEA2016AAT/2Y is usually 5 days.

3.What payment methods are accepted for TEA2016AAT/2Y?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TEA2016AAT/2Y transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TEA2016AAT/2Y?

TEA2016AAT/2Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TEA2016AAT/2Y order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TEA2016AAT/2Y?

For technical support, including TEA2016AAT/2Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TEA2016AAT/2Y requirements.

6.How does Aetrix verify that TEA2016AAT/2Y is sourced from the original manufacturer or authorized distributors?

All TEA2016AAT/2Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TEA2016AAT/2Y meets industry standards.

7.What is the process for return or replacement of TEA2016AAT/2Y?

All TEA2016AAT/2Y units undergo pre-shipment inspection (PSI). If there is an issue with TEA2016AAT/2Y, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TEA2016AAT/2Y part is unused and in its original packaging.

Return procedure for TEA2016AAT/2Y:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…