My Inquiry
My Account
NXP Semiconductors TEA2017AAT/1Y
- Part No.:
- TEA2017AAT/1Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Supply Controllers, Monitors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TEA2017AAT/1Y.pdf
- Description:
- DCM/QR/CCM & MULTI MODE PFC + RE
- Quantity:
- Payment:
- Shipping:
Inventory:4,028
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TEA2017AAT/1Y from NXP Semiconductors is a digital configurable LLC and multimode PFC controller in SO16 package, integrating both PFC (DCM/QR/CCM multimode) and LLC control functions for resonant AC-DC power supplies. It delivers accurate primary-capacitor-voltage-based output power regulation, supports low-power mode and burst mode operation, and enables <75 mW no-load input power in combination with TEA2095T for 90–1000 W systems used in gaming PSUs and UHD TV power stages.
For engineers reviewing the TEA2017AAT/1Y datasheet, TEA2017AAT/1Y pinout, TEA2017AAT/1Y application, or TEA2017AAT/1Y equivalent, key selection considerations include its digital state-machine architecture, programmable mode transition thresholds (high/low-power/burst), integrated HV start-up and X-cap discharge, valley/zero-voltage switching support, and compliance with Energy Star, DoE Level VI, and EU Eco-design directives.
Technical Context
The TEA2017AAT/1Y implements a high-speed configurable hardware state machine-not a microcontroller-ensuring deterministic real-time LLC and PFC control. Its Vcap-based regulation loop directly measures output power via SNSCAP, enabling precise, gain-stable mode transitions between high-power (continuous switching), low-power (3-half-cycle hold), and burst modes.
All protections-including OTP, OCP, OVP, OPP, CMR, and brown-in/out-are independently configurable via MTP memory. The device integrates HV start-up (DRAINPFC), bootstrap-supplied high-side drivers (GATEHS/SUPHS/HB), and dual-sense paths for PFC current (SNSCURPFC) and LLC resonant current (SNSCURLLC), eliminating external level shifters or auxiliary supplies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PFC Modes | Configurable DCM/QR, CCM fixed-frequency, or multimode-enables optimal efficiency across universal input (90–264 VAC) and load range. |
| LLC Regulation Method | Voltage across primary resonant capacitor (SNSCAP) - provides direct output power measurement and constant-gain control loop. |
| No-Load Input Power | <75 mW (with TEA2095T) - eliminates need for auxiliary supply and meets strict global energy regulations. |
| Operating Modes | High-power (continuous), low-power (3-half-cycle hold), and burst (programmable Tburst) - all frequencies set outside audible range. |
| Protection Features | Configurable OTP, OCP, OVP, OPP, CMR, UVP, ICP, brown-in/out - each with latched/safe-restart options and independent threshold/timer settings. |
| Start-up Source | Integrated HV current source from DRAINPFC to SUPIC - enables direct rectified-line start-up without external circuitry. |
| X-Cap Discharge | Integrated via DRAINPFC pin - no external discharge resistor or timer IC required, simplifying safety-compliant designs. |
Pinout & Package
TEA2017AAT/1Y is housed in a low-profile, narrow-body plastic small outline package (SO16, SOT109-1) with 3.9 mm body width and standard 1.27 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SNSMAINS (1) | Mains voltage & external temperature sense | Enables line-voltage feedforward and thermal derating without extra sensors. |
| SNSBOOST (2) | Boost voltage feedback | Resistive divider input for PFC output voltage regulation; triggers LLC startup when threshold reached. |
| SNSCURPFC (3) | PFC current sensing | Direct connection to shunt for accurate peak/current-mode PFC control and OCP. |
| GND (4) | Signal ground reference | Common return for analog sensing and digital core; isolated from power ground planes per layout guidelines. |
| GATEPFC (5) | PFC MOSFET gate driver | High-current, slew-rate-controlled output driving external PFC switch; supports >1 A peak drive. |
| GATELS (6) | LLC low-side gate driver & bootstrap supply | Drives LLC low-side MOSFET and charges external CSUPHS capacitor for high-side drive. |
| DRAINPFC (8) | HV start-up, valley detect, X-cap discharge, PFC OVP | Multi-function pin connected to PFC drain; enables single-pin HV start-up and passive X-cap safety discharge. |
| GATEHS (9) | LLC high-side gate driver | Floating output referenced to HB node; requires external bootstrap diode (DSUPHS) and capacitor (CSUPHS). |
| SUPHS (10) | High-side driver floating supply | Input for bootstrap capacitor; decoupled from SUPIC to sustain gate drive during high-side conduction. |
| HB (11) | Half-bridge node sensing | Connects to midpoint of LLC half-bridge; used for slope detection and zero-voltage switching timing. |
| SUPIC (13) | Main IC supply & HV start-up output | Powered initially by DRAINPFC; later supplied by LLC auxiliary winding; regulated at Vstart(SUPIC) = 12.5 V typical. |
| SNSCAP (14) | Primary resonant capacitor voltage sense | Divided input for Vcap-based regulation; defines output power and determines mode transitions. |
| SNSCURLLC (15) | LLC resonant current sense | Connects to current-sense resistor; enables OCP, soft-start current limiting, and capacitive-mode detection. |
| SNSFB (16) | Output voltage feedback & power-good | Optocoupler input for secondary-side regulation; also outputs POWER_GOOD signal when regulation is stable. |
Key Features
| Feature | Design Value |
|---|---|
| Digital state-machine architecture | Hardware-based real-time control ensures deterministic timing-no firmware delays or interrupts affecting critical protection response. |
| Programmable mode transition thresholds | High-power → low-power → burst thresholds stored in MTP memory; adjustable via GUI to match system-level efficiency targets. |
| Integrated X-cap discharge | Eliminates external discharge circuitry and timing components-reduces BOM count and improves safety certification path. |
| Valley/zero-voltage switching support | HB and SNSCURLLC inputs enable precise demagnetization and valley detection-minimizes switching losses and EMI. |
| PFC jitter modulation | Spreads switching spectrum to reduce peak EMI emissions-simplifies EMI filter design without sacrificing PF or THD performance. |
| Power-good function on SNSFB | Active-high signal indicates stable output regulation-enables system-level sequencing and fault reporting without extra comparators. |
Applications
| Gaming Power Supplies | UHD LED Television |
|---|---|
Use Scenario: High-efficiency 500–800 W ATX-compatible PSU delivering tight transient response and <75 mW no-load consumption. IC Role / Device Role / Timing Role: Primary controller managing both PFC stage and LLC resonant converter, regulating output via SNSCAP while coordinating mode transitions based on real-time power demand. Use Value: Enables single-chip solution meeting 80 PLUS Titanium requirements and eliminating auxiliary supply-reducing component count by ≥30% versus analog alternatives. | Use Scenario: Slim-form-factor 200–400 W power supply for 4K/8K LCD backlight and logic rails with stringent acoustic noise limits. IC Role / Device Role / Timing Role: Digital PFC+LLC combo controller enforcing burst-mode operation with frequencies outside audible range (≥20 kHz) and adaptive low-power hold periods. Use Value: Achieves <0.5% audible noise during standby and dynamic load steps-critical for premium consumer display applications. |
| Server Power Supplies | Notebook Adapters |
Use Scenario: 1 kW redundant server PSU requiring high reliability, wide input range (90–264 VAC), and compliance with 80 PLUS Platinum. IC Role / Device Role / Timing Role: Configurable multimode PFC and LLC controller supporting parallel operation, thermal derating via SNSMAINS, and fast OPP/OCP response for fault containment. Use Value: Delivers >95% peak efficiency and <100 mW no-load power-meeting hyperscale datacenter PUE and sustainability mandates. | Use Scenario: Compact 65–100 W GaN-based adapter with universal input and USB-PD compatibility. IC Role / Device Role / Timing Role: Digital controller enabling high-frequency LLC operation (150–200 kHz), soft-start/soft-stop in burst mode, and seamless transition between CCM and DCM PFC. Use Value: Reduces adapter size by 40% vs. conventional flyback designs while maintaining full regulatory compliance and thermal safety. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital PFC+LLC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TEA2017AAT/2 | Identical silicon die and functionality; differs only in tape-and-reel packaging and marking code per NXP ordering matrix. | No functional difference-same configuration, pinout, and MTP programming interface; suitable for identical board designs. | Select TEA2017AAT/2 for volume production where packaging format aligns with SMT line requirements. |
| UCC28070DWR | Analog dual-phase interleaved CCM PFC + separate LLC controller (UCC25630x family required); no integrated digital state machine or Vcap regulation. | Requires two ICs, external compensation, and discrete protection tuning-higher BOM cost and longer development cycle. | Choose UCC28070DWR only when legacy analog design infrastructure or specific TI ecosystem integration is mandated. |
Compared with TEA2017AAT/1Y, TEA2017AAT/2 offers identical electrical and functional behavior with packaging variation only, while UCC28070DWR demands additional controllers and manual loop tuning-making TEA2017AAT/1Y superior for rapid, compact, digitally optimized resonant supply design.
Availability
TEA2017AAT/1Y is available at Aetrix Electronics and suitable for gaming power supplies, UHD LED television power stages, server PSUs, and notebook adapters requiring stable component supply, long-term lifecycle assurance, and compliance with global energy regulations.
Supply support for TEA2017AAT/1Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and power electronics markets.
The TEA2017AAT/1Y belongs to NXP's GreenChip™ digital power controller family, designed specifically for high-efficiency, low-noise, digitally configurable AC-DC resonant power conversion targeting Energy Star, DoE Level VI, and EU Eco-design compliance.
FAQ
What is the primary function of the TEA2017AAT/1Y in a power supply design?
The TEA2017AAT/1Y serves as a fully integrated digital controller combining PFC and LLC resonant converter functions in a single SO16 package. It regulates output power using primary capacitor voltage (SNSCAP), manages three operating modes (high-power, low-power, burst), and implements all critical protections-including OTP, OCP, OVP, and CMR-via configurable MTP memory. TEA2017AAT/1Y eliminates the need for separate PFC and LLC controllers, reducing design complexity and component count.
How does the TEA2017AAT/1Y achieve <75 mW no-load input power?
The TEA2017AAT/1Y achieves <75 mW no-load input power through coordinated low-power and burst-mode operation, integrated X-capacitor discharge, valley/zero-voltage switching, and intelligent SUPIC supply management. During burst mode, it extends non-switching hold periods while maintaining regulation via optocoupler current feedback (SNSFB), and disables HV start-up after initial boot. TEA2017AAT/1Y's architecture-combined with TEA2095T-meets strict global energy standards without auxiliary supplies.
Can the TEA2017AAT/1Y be configured for different PFC operating modes?
Yes, the TEA2017AAT/1Y supports three configurable PFC modes: DCM/QR, CCM fixed-frequency, and multimode (DCM/QR/CCM). These modes are selected and tuned via NXP's graphical configuration tool, allowing optimization for efficiency across universal input (90–264 VAC) and load conditions. TEA2017AAT/1Y stores all settings in on-chip MTP memory, ensuring consistent behavior across units and production batches.
What is the role of the SNSCAP pin on the TEA2017AAT/1Y?
The SNSCAP pin on the TEA2017AAT/1Y senses the divided voltage across the primary resonant capacitor, forming the core of its unique Vcap-based regulation loop. This measurement directly correlates to delivered output power, enabling accurate, gain-stable control and precise transition between high-power, low-power, and burst modes. TEA2017AAT/1Y uses SNSCAP-not frequency-to regulate output, improving transient response and simplifying loop compensation.
Does the TEA2017AAT/1Y require an external microcontroller or firmware development?
No, the TEA2017AAT/1Y does not require an external microcontroller or custom firmware. It employs a dedicated high-speed configurable hardware state machine that executes all PFC and LLC control functions in real time. Configuration is performed once via NXP's GUI tool and stored in on-chip MTP memory. TEA2017AAT/1Y operates autonomously after programming-no runtime code execution, no SDK, and no host processor dependency.
TEA2017AAT/1Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Applications:
- Digital Power Controller
- Voltage - Input:
- -
- Voltage - Supply:
- 36V
- Current - Supply:
- -
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
TEA2017AAT/1Y FAQ
1.How can I place an order for TEA2017AAT/1Y through Aetrix?
Please submit a Request for Quotation (RFQ) for TEA2017AAT/1Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TEA2017AAT/1Y reliable?
The price and inventory of TEA2017AAT/1Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TEA2017AAT/1Y is usually 5 days.
3.What payment methods are accepted for TEA2017AAT/1Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TEA2017AAT/1Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TEA2017AAT/1Y?
TEA2017AAT/1Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TEA2017AAT/1Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TEA2017AAT/1Y?
For technical support, including TEA2017AAT/1Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TEA2017AAT/1Y requirements.
6.How does Aetrix verify that TEA2017AAT/1Y is sourced from the original manufacturer or authorized distributors?
All TEA2017AAT/1Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TEA2017AAT/1Y meets industry standards.
7.What is the process for return or replacement of TEA2017AAT/1Y?
All TEA2017AAT/1Y units undergo pre-shipment inspection (PSI). If there is an issue with TEA2017AAT/1Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TEA2017AAT/1Y part is unused and in its original packaging.
Return procedure for TEA2017AAT/1Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TEA2017AAT/1Y Tags
-
UC3845AD8TR
Texas Instruments
-
UC2843AD8TR
Texas Instruments
-
LM3880MFX-1AE/NOPB
Texas Instruments
-
LM3880MFX-1AA/NOPB
Texas Instruments
-
INA234AIYBJR
Texas Instruments
-
INA700AYWFR
Texas Instruments
-
LM3880MF-1AE/NOPB
Texas Instruments
-
LM3880MF-1AA/NOPB
Texas Instruments
-
LM3881MM/NOPB
Texas Instruments
-
UCC2802DTR
Texas Instruments
-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
