NXP Semiconductors TEA2017AAT/2Y
- Part No.:
- TEA2017AAT/2Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Supply Controllers, Monitors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TEA2017AAT/2Y.pdf
- Description:
- IC LLC/PFC CONFIG PWR CTRL SO16
- Quantity:
- Payment:

- Shipping:

Inventory:1,386
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TEA2017AAT/2 from NXP Semiconductors is a digital configurable LLC and multimode PFC controller in SO16 package, integrating both PFC (DCM/QR/CCM multimode) and LLC control functions for resonant AC-DC power supplies. It delivers accurate primary-capacitor-voltage-based output power regulation, supports valley/zero-voltage switching, and enables <75 mW no-load input power in combination with TEA2095T - targeting high-efficiency 90–1000 W adapters and PSUs.
For engineers reviewing the TEA2017AAT/2 datasheet, TEA2017AAT/2 pinout, TEA2017AAT/2 application, or TEA2017AAT/2 equivalent, key selection considerations include programmable operation mode transitions (high-power/low-power/burst), independent configuration of OVP/OCP/OTP/OPP/CMR protections, integrated HV start-up and X-cap discharge, and GUI-driven tuning of soft-start, frequency jitter, and audible-noise suppression.
Technical Context
The TEA2017AAT/2 implements a hardware-state-machine-based digital architecture for deterministic real-time control of both PFC and LLC stages. Its VCAP-based regulation loop directly measures output power via divided primary resonant capacitor voltage (SNSCAP), enabling precise, gain-stable mode transitions without frequency-loop instability.
PFC operation is configurable across DCM/QR, fixed-frequency CCM, or full multimode - with adaptive current shaping and PFC jitter for EMI reduction. LLC control includes valley/peak detection (DRAINPFC), capacitive-mode regulation (CMR), and burst-mode delay/exit functions to suppress audible noise while maintaining tight output regulation under dynamic load transients.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PFC Modes | Configurable DCM/QR, CCM fixed-frequency, or full multimode - enables optimal efficiency across universal-input 90–264 VAC range |
| LLC Regulation Method | VCAP-based primary capacitor voltage sensing (SNSCAP) - provides direct output power measurement for stable mode transitions |
| No-Load Input Power | <75 mW (with TEA2095T) - eliminates need for auxiliary supply and meets Energy Star/EuP/Eco-design requirements |
| Protection Features | Programmable OTP, OCP, OVP, OPP, CMR, UVP, brown-in/out, and open-loop protection - each independently configurable for latch/safe-restart behavior |
| Start-up Source | Integrated 475 V HV current source on DRAINPFC - enables direct high-voltage start-up without external circuitry |
| X-Cap Discharge | Integrated discharge path via DRAINPFC - removes need for external bleed resistors or timing circuits |
| Package | SO16 (SOT109-1), 3.9 mm body width - low-profile surface-mount solution compatible with automated assembly |
Pinout & Package
TEA2017AAT/2 is housed in a plastic small-outline package (SO16, SOT109-1) with 16 leads and 3.9 mm body width. The package supports standard reflow profiles and provides thermal performance suitable for high-density power supply layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SNSMAINS (1) | Mains voltage & external temperature sense | Enables line-synchronized operation and thermal derating via single analog input |
| SNSBOOST (2) | Boost voltage feedback | Resistive divider input for PFC output voltage regulation and OVP detection |
| SNSCURPFC (3) | PFC current sense | Direct connection to shunt resistor for accurate peak-current-mode PFC control |
| GND (4) | Signal ground reference | Common return for all analog sensing and digital logic - isolated from power ground paths |
| GATEPFC (5) | PFC MOSFET gate driver | High-current, slew-rate-controlled output driving external PFC switch |
| GATELS (6) | LLC low-side gate driver & bootstrap supply | Drives LLC low-side MOSFET and charges external bootstrap capacitor (CSUPHS) |
| HVS (7) | High-voltage spacer | No-connect terminal - provides creepage/clearance isolation between HV and LV sections |
| DRAINPFC (8) | HV start-up, X-cap discharge, valley detect, PFC OVP | Multi-function pin supporting 475 V start-up, automatic X-cap discharge, and secondary OVP path |
| GATEHS (9) | LLC high-side gate driver | Floating output referenced to HB node - requires external bootstrap supply (SUPHS) |
| SUPHS (10) | High-side driver floating supply | Input for external bootstrap capacitor (CSUPHS) - supplied via GATELS and HB node |
| HB (11) | Half-bridge node sensing | Connects to LLC half-bridge midpoint for slope detection and valley/peak timing |
| HVS (12) | High-voltage spacer | No-connect terminal - identical function to Pin 7 for symmetry and isolation |
| SUPIC (13) | Main IC supply & HV start-up output | Charged by DRAINPFC at start-up; powered by LLC auxiliary winding during operation |
| SNSCAP (14) | LLC primary capacitor voltage sense | Divided VCr input for VCAP-based regulation and mode transition logic |
| SNSCURLLC (15) | LLC resonant current sense | Connects to current-sense resistor for OCP, CMR, and soft-start current limiting |
| SNSFB (16) | Output voltage feedback & power-good | Optocoupler input for secondary-side regulation; also outputs POWER_GOOD signal |
Key Features
| Feature | Design Value |
|---|---|
| Single-chip PFC + LLC control | Eliminates separate controllers and reduces BOM count by ≥30% in resonant PSU designs |
| Programmable operation modes | Three distinct modes - high-power (continuous switching), low-power (3-cycle hold), and burst - each with user-defined transition thresholds |
| Integrated HV start-up & X-cap discharge | Removes 2–3 external components (startup resistor, discharge FET/resistor, timing caps) and simplifies safety certification |
| GUI-configurable parameters | Real-time tuning of soft-start/stop, frequency jitter, audible-noise suppression, and mode transition levels via NXP's configuration tool |
| VCAP-based regulation | Delivers constant-loop-gain control with inherent output power visibility - avoids frequency-loop instability and improves transient response |
| Valley/zero-voltage switching support | Reduces switching losses across full load range - critical for achieving >94% efficiency at 50% load in 500 W systems |
Applications
| Desktop & Gaming PSUs | LCD / UHD LED Television |
|---|---|
Use Scenario: 300–750 W ATX or modular power supplies for desktop PCs and high-end gaming systems requiring 80 PLUS Titanium efficiency. IC Role / Device Role / Timing Role: Primary controller managing both boost PFC and LLC resonant conversion stages, regulating output via SNSCAP and SNSFB with multi-mode adaptive control. Use Value: Enables <75 mW no-load power and >94% efficiency at 50% load - meeting strict 80 PLUS Titanium and EU Eco-design Tier 2 requirements without auxiliary supply. |
Use Scenario: Integrated power supply in 4K/8K LCD and UHD LED televisions with wide-input (90–264 VAC) and low standby power mandates. IC Role / Device Role / Timing Role: Digital combo controller executing synchronized PFC and LLC regulation, using valley detection (DRAINPFC) and burst-mode delay to suppress audible noise during channel changes. Use Value: Achieves <0.5 W system standby power and eliminates transformer hum - satisfying ENERGY STAR Version 8 and IEC 62301 Ed. 2 Class B limits. |
| Notebook & General Adapters | Server & 5G Power Supplies |
Use Scenario: Compact 65–120 W GaN-compatible adapters for laptops and universal chargers needing ultra-low no-load consumption and compact form factor. IC Role / Device Role / Timing Role: Configurable multimode PFC + LLC controller operating in DCM/QR PFC and low-power LLC mode to minimize light-load losses. Use Value: Delivers <30 mW adapter no-load power and 93%+ efficiency at 10% load - exceeding DOE Level VI and CoC Tier 2 efficiency targets. |
Use Scenario: High-density 400–1000 W server PSUs and 5G base station power modules requiring high reliability, thermal robustness, and compliance with 80 PLUS Platinum. IC Role / Device Role / Timing Role: Dual-stage controller implementing latched OTP/OCP with external sensor inputs and CMR to prevent hard-switching in high-temp environments. Use Value: Supports continuous operation at 70°C ambient with full derating - validated for 10-year field life in telecom infrastructure applications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital PFC+LLC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28070RTWR | Analog dual-phase interleaved CCM PFC only - no integrated LLC control; requires external LLC controller (e.g., UCC25630x) | Best suited for high-power (>1 kW) PFC front-ends where LLC is implemented separately; lacks VCAP regulation and burst-mode intelligence | Select when designing modular PFC+LLC systems with independent optimization of each stage and need for phase interleaving. |
| ICE5QSAG | Quasi-resonant flyback + active PFC combo IC - not LLC-based; uses frequency modulation instead of VCAP control; no low-power/burst modes | Targeted at sub-150 W applications like printers and monitors; cannot scale to >300 W or meet <75 mW no-load with same simplicity | Choose for cost-sensitive, lower-power designs where LLC topology is unnecessary and flyback suffices. |
Compared with UCC28070RTWR and ICE5QSAG, the TEA2017AAT/2 uniquely integrates fully programmable multimode PFC and VCAP-regulated LLC in one SO16 device - delivering superior light-load efficiency, fewer external components, and unified GUI-based configuration across both power stages.
Availability
TEA2017AAT/2 is available at Aetrix Electronics and suitable for desktop PC power supplies, UHD television main power stages, and notebook adapters requiring stable component supply, long-term lifecycle support, and compliance with global energy regulations including Energy Star, DOE Level VI, and EU Eco-design.
Supply support for TEA2017AAT/2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and power electronics markets, with deep expertise in high-efficiency power conversion ICs.
The TEA2017AAT/2 belongs to NXP's TEA20xx digital power controller family, designed specifically for high-density, high-efficiency resonant AC-DC power supplies targeting 90–1000 W applications with stringent no-load and light-load efficiency requirements.
FAQ
What is the primary regulation method used by the TEA2017AAT/2?
The TEA2017AAT/2 uses primary capacitor voltage (VCAP) sensing via the SNSCAP pin as its core regulation parameter. Unlike traditional frequency-modulated LLC controllers, it directly measures output power by monitoring the difference between high and low thresholds (Vhs(SNSCAP) − Vls(SNSCAP)), enabling stable gain and precise mode transitions. This method is implemented in the TEA2017AAT/2's digital hardware state machine and does not rely on external microcontrollers or software loops.
Does the TEA2017AAT/2 support both DCM/QR and CCM PFC operation?
Yes, the TEA2017AAT/2 supports three configurable PFC modes: DCM/QR only, fixed-frequency CCM only, and full multimode (DCM/QR/CCM). The mode is selected during configuration using NXP's GUI tool and stored in the device's MTP memory. Multimode operation allows seamless transitions between conduction modes based on line voltage and load - optimizing efficiency across the entire 90–264 VAC input range in the TEA2017AAT/2.
How does the TEA2017AAT/2 achieve <75 mW no-load input power?
The TEA2017AAT/2 achieves <75 mW no-load input power through coordinated low-power design features: VCAP-based burst-mode control with programmable delay/exit, integrated X-cap discharge eliminating bleed resistors, HV start-up current source disabled during normal operation, and regulated SNSFB current (Ireg(SNSFB) = 80 µA) that minimizes optocoupler loading. This performance is verified in the TEA2017AAT/2 + TEA2095T reference design per the official datasheet Rev. 1.4.
Which protection features in the TEA2017AAT/2 can be independently configured?
The TEA2017AAT/2 allows independent configuration of overtemperature protection (OTP), overcurrent protection (OCP), overvoltage protection (OVP), overpower protection (OPP), capacitive mode regulation (CMR), supply undervoltage protection (UVP), and brown-in/brown-out detection. Each protection has user-programmable threshold levels, response timers, and behavior modes (latch, safe restart, or latched after retry attempts) - all stored in MTP memory and applied in real time by the TEA2017AAT/2's hardware engine.
Is the TEA2017AAT/2 pin-compatible with other NXP digital power controllers like TEA2016AAT?
No, the TEA2017AAT/2 is not pin-compatible with TEA2016AAT or other members of the TEA20xx family. Its 16-pin SO16 layout (SOT109-1) includes dedicated pins for VCAP sensing (SNSCAP), half-bridge slope detection (HB), and dual high-voltage spacers (HVS Pins 7 & 12), which differ from earlier variants. Pin mapping, functionality, and internal architecture are unique to the TEA2017AAT/2 and require dedicated PCB layout.
TEA2017AAT/2Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Digital Power Controller
- Voltage - Input:
- -
- Voltage - Supply:
- 36V
- Current - Supply:
- -
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
TEA2017AAT/2Y FAQ
1.How can I place an order for TEA2017AAT/2Y through Aetrix?
Please submit a Request for Quotation (RFQ) for TEA2017AAT/2Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TEA2017AAT/2Y reliable?
The price and inventory of TEA2017AAT/2Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TEA2017AAT/2Y is usually 5 days.
3.What payment methods are accepted for TEA2017AAT/2Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TEA2017AAT/2Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TEA2017AAT/2Y?
TEA2017AAT/2Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TEA2017AAT/2Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TEA2017AAT/2Y?
For technical support, including TEA2017AAT/2Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TEA2017AAT/2Y requirements.
6.How does Aetrix verify that TEA2017AAT/2Y is sourced from the original manufacturer or authorized distributors?
All TEA2017AAT/2Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TEA2017AAT/2Y meets industry standards.
7.What is the process for return or replacement of TEA2017AAT/2Y?
All TEA2017AAT/2Y units undergo pre-shipment inspection (PSI). If there is an issue with TEA2017AAT/2Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TEA2017AAT/2Y part is unused and in its original packaging.
Return procedure for TEA2017AAT/2Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TEA2017AAT/2Y Tags

-
UC3845AD8TR
Texas Instruments

-
UC2843AD8TR
Texas Instruments

-
LM3880MFX-1AE/NOPB
Texas Instruments

-
LM3880MFX-1AA/NOPB
Texas Instruments

-
INA234AIYBJR
Texas Instruments

-
INA700AYWFR
Texas Instruments

-
LM3880MF-1AE/NOPB
Texas Instruments

-
LM3880MF-1AA/NOPB
Texas Instruments

-
LM3881MM/NOPB
Texas Instruments

-
UCC2802DTR
Texas Instruments

-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

