My Inquiry
My Account
NXP Semiconductors TEA2017ABT/1Y
- Part No.:
- TEA2017ABT/1Y
- Manufacturer:
- NXP Semiconductors
- Category:
- Power Supply Controllers, Monitors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TEA2017ABT/1Y.pdf
- Description:
- PFC + RESONANT POWER SUPPLY CONT
- Quantity:
- Payment:
- Shipping:
Inventory:3,455
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TEA2017ABT/1Y from NXP Semiconductors is a digital configurable LLC resonant and multimode PFC controller in SO16 package, integrating high-voltage start-up, dual gate drivers (HS/LS), and real-time programmable operation modes. It delivers accurate primary-capacitor-based output power regulation, supports DCM/QR/CCM PFC configurations, and enables <75 mW no-load input power in TEA2017ABT/1Y + TEA2095T systems for 90–1000 W AC-DC supplies.
For engineers reviewing the TEA2017ABT/1Y datasheet, TEA2017ABT/1Y pinout, TEA2017ABT/1Y application, or TEA2017ABT/1Y equivalent, key selection considerations include its Vcap-based LLC control architecture, independently configurable protections (OVP/OCP/OTP/OPP/CMR), multimode PFC flexibility, burst/low-power/high-power mode transitions, and integrated X-cap discharge - all critical for Energy Star/EuP-compliant high-efficiency power supply design.
Technical Context
The TEA2017ABT/1Y implements a hardware-state-machine-based digital control core that executes real-time LLC and PFC regulation without firmware execution latency. Its Vcap control loop directly measures primary resonant capacitor voltage to derive output power, enabling precise, gain-stable mode transitions between high-power, low-power, and burst modes.
It integrates high-voltage start-up via DRAINPFC, self-supplied high-side driver via GATELS-to-SUPHS bootstrap path, and valley/zero-voltage switching enforcement. All protections - including capacitive mode regulation (CMR), inrush current protection (ICP), and brown-in/brown-out detection - are parameterized via MTP memory and support latched, auto-restart, or multi-attempt restart behavior.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PFC Modes | Configurable DCM/QR, CCM fixed-frequency, or multimode - enables optimal efficiency across universal input range (90–264 VAC) |
| LLC Control Method | Voltage across primary resonant capacitor (SNSCAP) - provides direct output power measurement and constant-gain regulation loop |
| No-Load Input Power | <75 mW (in TEA2017ABT/1Y + TEA2095T system) - eliminates need for auxiliary supply and meets strict eco-design limits |
| Operating Modes | Three programmable modes: high-power (continuous switching), low-power (3-half-cycle bursts with energy-per-cycle boost), and burst mode (variable low-power cycle count + hold periods) |
| Protections | OVP, OCP, OTP, OPP, CMR, OLP, UVP, ICP, brown-in/brown-out - each independently configurable for threshold, timer, and recovery behavior |
| Start-up Source | Integrated HV current source from DRAINPFC to SUPIC - enables direct rectified-line start-up without external HV resistor network |
| X-Cap Discharge | Internal discharge path via DRAINPFC - eliminates external bleeder circuitry and ensures safety compliance |
Pinout & Package
TEA2017ABT/1Y is housed in a plastic small outline package (SO16) with 16 leads and 3.9 mm body width (SOT109-1). The package supports surface-mount assembly and thermal performance suitable for enclosed power supply environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SNSMAINS (Pin 1) | Mains voltage and external temperature sense input | Enables line-voltage feedforward and thermal derating without extra ADC or sensor |
| SNSBOOST (Pin 2) | Boost voltage feedback input | Resistive divider connection point for PFC output voltage regulation and startup validation |
| SNSCURPFC (Pin 3) | PFC current sense input | Direct connection to shunt/resistor for accurate DCM/QR/CCM current-mode control and OCP |
| GND (Pin 4) | Power and signal ground reference | Common return for analog sensing, gate drivers, and digital core - requires low-impedance PCB layout |
| GATEPFC (Pin 5) | PFC MOSFET gate driver output | High-current, slew-rate-controlled output driving external PFC switch; supports >1 A peak |
| GATELS (Pin 6) | LLC low-side MOSFET gate driver and bootstrap supply source | Drives LS FET and charges external CSUPHS capacitor - eliminates dedicated bootstrap diode driver |
| DRAINPFC (Pin 8) | HV start-up source, valley detect, X-cap discharge, PFC OVP sense | Single-pin integration of four critical functions - reduces BOM count and improves reliability |
| GATEHS (Pin 9) | LLC high-side MOSFET gate driver output | Floating driver output referenced to HB node; supports 600 V bridge operation |
| SUPHS (Pin 10) | High-side driver floating supply input | Accepts externally charged bootstrap voltage (CSUPHS); enables level-shifted HS drive without isolated supply |
| HB (Pin 11) | Half-bridge node slope detection input | Monitors LLC resonant node for zero-voltage switching timing and valley/peak detection |
| SUPIC (Pin 13) | Main IC supply input and HV start-up output | Powered initially by DRAINPFC; later sustained by LLC auxiliary winding - enables seamless start-to-run transition |
| SNSCAP (Pin 14) | LLC primary capacitor voltage sense input | Divided VCr input for Vcap-based power regulation - defines all operating modes and transitions |
| SNSCURLLC (Pin 15) | LLC resonant current sense input | Connects to current-sense resistor for OCP, soft-start limiting, and capacitive mode detection |
| SNSFB (Pin 16) | Output voltage feedback and power-good output | Optocoupler interface for secondary-side regulation; asserts PG signal when Vout is in regulation |
Key Features
| Feature | Design Value |
|---|---|
| Digital hardware state machine core | Ensures deterministic real-time response (<100 ns latency) without software overhead or timing jitter |
| Vcap-based LLC regulation | Provides direct output power measurement and stable gain control - eliminates frequency-loop instability at light loads |
| Programmable multimode PFC | Supports DCM/QR, CCM fixed-frequency, or adaptive multimode - maximizes PF >0.99 and THD <5% across load range |
| Integrated X-cap discharge | Meets IEC 62368-1 Class II safety requirements without external bleeder resistors or relays |
| Configurable burst/low-power modes | Reduces magnetization and switching losses at light loads - achieves >85% efficiency at 10% load |
| Secure MTP configuration memory | Prevents unauthorized readout or cloning of proprietary settings - protects OEM IP in production firmware |
Applications
| Desktop PC Power Supplies | Gaming Power Supplies |
|---|---|
|
Use Scenario: 500–850 W ATX PSUs requiring 80 PLUS Gold/Platinum certification and silent operation under variable GPU/CPU loads. IC Role / Device Role / Timing Role: Primary-side digital controller managing both PFC stage and LLC resonant converter, coordinating mode transitions based on real-time output power. Use Value: Enables single-chip solution with <75 mW no-load power and high efficiency (>94% at 50% load), eliminating auxiliary supply and reducing component count by ≥30%. |
Use Scenario: High-transient 750–1000 W modular PSUs for enthusiast gaming rigs with dynamic GPU power draw and acoustic noise constraints. IC Role / Device Role / Timing Role: Real-time power regulator using SNSCAP voltage to trigger low-power/burst modes during idle, minimizing audible coil whine and standby consumption. Use Value: Delivers fast transient response (burst-on within 100 µs) and programmable soft-start/soft-stop in burst mode - suppresses audible noise while maintaining tight ±1% Vout regulation. |
| LCD/LED Television Power Supplies | Notebook Adapters & General-Purpose Adapters |
|
Use Scenario: Slim 120–240 W open-frame PSUs for UHD TVs with tight height constraints and global energy regulations (Energy Star 8.0, EuP Lot 6). IC Role / Device Role / Timing Role: Dual-stage controller executing coordinated PFC+LLC sequencing, including valley-detect-driven ZVS and X-cap discharge during standby. Use Value: Achieves full compliance with <75 mW no-load power and >92% efficiency at 20% load - removes need for mechanical switches or auxiliary windings. |
Use Scenario: Compact 65–120 W adapters for laptops and peripherals requiring universal input (90–264 VAC), compact form factor, and rapid market deployment. IC Role / Device Role / Timing Role: Configurable platform controller allowing OEMs to reuse same TEA2017ABT/1Y hardware across multiple wattage classes via GUI-based parameter tuning. Use Value: Reduces design cycle time by enabling field-programmable operation modes and protections - accelerates qualification for multiple regional safety certifications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LLC and multimode PFC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28070DR | Analog CCM-only PFC + separate LLC controller required; no integrated Vcap regulation or digital configurability | Requires two ICs and external coordination logic; lacks burst/low-power modes and secure MTP | Choose when legacy analog design infrastructure exists and digital reconfiguration is not needed |
| ICE5QSAG | Quasi-resonant flyback controller with integrated 650 V MOSFET; no PFC or LLC functionality | Targeted at sub-65 W applications only; cannot scale to 90–1000 W range or meet same efficiency targets | Choose only for cost-sensitive, low-power adapters where PFC+LLC integration is unnecessary |
Compared with UCC28070DR and ICE5QSAG, TEA2017ABT/1Y uniquely integrates fully configurable digital PFC and LLC control in one SO16 package, delivers Vcap-based power regulation for stable light-load efficiency, and supports secure field programming - making it the only option capable of meeting <75 mW no-load and 90–1000 W scalability in a single-chip solution.
Availability
TEA2017ABT/1Y is available at Aetrix Electronics and suitable for desktop PC power supplies, gaming PSUs, and UHD television power supplies requiring stable component supply, long-term lifecycle support, and compliance with Energy Star, DOE Level VI, and EU Eco-design directives.
Supply support for TEA2017ABT/1Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and power electronics markets.
The TEA2017ABT/1Y belongs to NXP's GreenChip™ family of high-efficiency AC-DC controllers, designed specifically for digitally configurable, ultra-low-noise, and regulatory-compliant resonant power conversion in consumer and computing applications.
FAQ
What is the primary function of the TEA2017ABT/1Y in an AC-DC power supply?
The TEA2017ABT/1Y serves as a fully integrated digital controller for both the PFC pre-regulator and LLC resonant converter stages. It replaces two discrete controllers with a single SO16 device that manages high-voltage start-up, gate driving, Vcap-based output power regulation, multimode PFC operation, and coordinated burst/low-power/high-power mode transitions - all programmable via MTP memory.
How does the TEA2017ABT/1Y achieve <75 mW no-load input power?
The TEA2017ABT/1Y achieves <75 mW no-load input power through three integrated features: (1) ultra-low quiescent current in burst mode, (2) automatic shutdown of HV start-up circuitry after auxiliary winding takeover, and (3) intelligent regulation of optocoupler current (ISNSFB) to Ireg = 80 µA during no-load. This specification is validated in combination with the TEA2095T half-bridge driver.
Can the TEA2017ABT/1Y operate without an external microcontroller or programming tool?
Yes, the TEA2017ABT/1Y operates autonomously after initial configuration. Its digital hardware state machine executes all control loops and protections without firmware. Configuration is performed once using NXP's GUI-based programming tool and stored in secure MTP memory - no runtime host processor or communication interface is required during normal operation.
What protection features are configurable in the TEA2017ABT/1Y and how are they implemented?
The TEA2017ABT/1Y supports independent configuration of overvoltage (OVP), overcurrent (OCP), overpower (OPP), overtemperature (OTP), capacitive mode regulation (CMR), open-loop (OLP), and brown-in/brown-out protections. Each has user-defined thresholds, timers, and recovery modes (latched, auto-restart, or multi-attempt) programmed into MTP memory - no external components are needed to set or adjust these parameters.
Is the TEA2017ABT/1Y pin-compatible with other members of the TEA2017 family such as TEA2017AAT/2?
Yes, the TEA2017ABT/1Y shares identical pinout, package (SOT109-1 SO16), and electrical characteristics with TEA2017AAT/2. Both devices use the same block diagram, pin description table, and functional specifications per NXP's Rev. 1.4 datasheet. The suffix difference denotes minor mask-set or test-grade variations - not functional or pinout divergence.
TEA2017ABT/1Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Applications:
- Digital Power Controller
- Voltage - Input:
- -
- Voltage - Supply:
- 36V
- Current - Supply:
- 8 mA
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
TEA2017ABT/1Y FAQ
1.How can I place an order for TEA2017ABT/1Y through Aetrix?
Please submit a Request for Quotation (RFQ) for TEA2017ABT/1Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TEA2017ABT/1Y reliable?
The price and inventory of TEA2017ABT/1Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TEA2017ABT/1Y is usually 5 days.
3.What payment methods are accepted for TEA2017ABT/1Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TEA2017ABT/1Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TEA2017ABT/1Y?
TEA2017ABT/1Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TEA2017ABT/1Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TEA2017ABT/1Y?
For technical support, including TEA2017ABT/1Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TEA2017ABT/1Y requirements.
6.How does Aetrix verify that TEA2017ABT/1Y is sourced from the original manufacturer or authorized distributors?
All TEA2017ABT/1Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TEA2017ABT/1Y meets industry standards.
7.What is the process for return or replacement of TEA2017ABT/1Y?
All TEA2017ABT/1Y units undergo pre-shipment inspection (PSI). If there is an issue with TEA2017ABT/1Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TEA2017ABT/1Y part is unused and in its original packaging.
Return procedure for TEA2017ABT/1Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TEA2017ABT/1Y Tags
-
UC3845AD8TR
Texas Instruments
-
UC2843AD8TR
Texas Instruments
-
LM3880MFX-1AE/NOPB
Texas Instruments
-
LM3880MFX-1AA/NOPB
Texas Instruments
-
INA234AIYBJR
Texas Instruments
-
INA700AYWFR
Texas Instruments
-
LM3880MF-1AE/NOPB
Texas Instruments
-
LM3880MF-1AA/NOPB
Texas Instruments
-
LM3881MM/NOPB
Texas Instruments
-
UCC2802DTR
Texas Instruments
-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
