My Inquiry
My Account
NXP Semiconductors TEA2376AT/1J
- Part No.:
- TEA2376AT/1J
- Manufacturer:
- NXP Semiconductors
- Category:
- PFC (Power Factor Correction)
- Package:
- 10-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TEA2376AT/1J.pdf
- Description:
- TEA2376AT/1J
- Quantity:
- Payment:
- Shipping:
Inventory:1,580
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TEA2376AT/1J from NXP Semiconductors is a digital configurable two-phase interleaved PFC controller in SO10 package, operating in DCM or quasi-resonant valley-switching mode to achieve >0.99 power factor and <5% THD at 230 VAC input. It delivers up to 1000 W with programmable phase shedding, burst mode, and dual OVP - deployed in U-HD TVs, server PSUs, and 5G power supplies.
For engineers reviewing the TEA2376AT/1J datasheet, TEA2376AT/1J pinout, TEA2376AT/1J application, or TEA2376AT/1J equivalent, key selection criteria include its I²C-programmable multimode operation (DCM/QR/CCM), 10-pin SO10 thermal profile for high-power PFC stages, real-time phase control across full input voltage range, and integrated protections including SNSSRC-based output diode short detection.
Technical Context
The TEA2376AT/1J implements a high-speed configurable hardware state machine-not a microcontroller-enabling deterministic real-time PFC regulation without firmware latency. Its dual-loop architecture combines a digital PI voltage regulator (zero at 5 Hz, pole at 100 Hz) with a current control block that dynamically adjusts on-time using SNSCUR-sensed inductor current and AUX1/AUX2-derived demagnetization timing.
Valley switching is enabled only when ringing amplitude on AUX pins exceeds programmable Vdemag(high) + hysteresis for four consecutive cycles; otherwise, it defaults to fixed 180° phase alignment to prevent audible noise and phase instability. Notch filtering at 2× mains frequency is applied digitally in the voltage loop to decouple THD optimization from transient response.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Topology | Two-phase interleaved boost PFC with DCM/QR/CCM multimode support |
| Switching Frequency Range | Programmable fsw(min) and fsw(max); actual frequency follows PFC current envelope with valley switching |
| Power Factor & THD | >0.99 PF and <5% THD at 230 VAC, enabled by notch filter and shifted sine-wave current shaping |
| Gate Drive Capability | 1.2 A source / 1.9 A sink per channel; discharge current routed through SNSSRC pin to isolate GND path |
| OCP Thresholds | −150 mV (single-phase) or −300 mV (two-phase) on SNSCUR; 125 mV on SNSSRC for output diode short detection |
| Protection Configuration | All protections (OVP, OTP, OCP, ICP, brownin/brownout, phase fail) independently settable to latched, safe restart, or retry-latched mode |
| Burst Mode Threshold | Programmable 1.6–25% of max power in 16 steps; supports follow, ripple, and autonomous modes with soft start/stop |
Pinout & Package
TEA2376AT/1J is housed in a low-profile, narrow-body SO10 package (SOT1437-1, 3.9 mm body width) optimized for thermal dissipation in high-power PFC stages up to 1000 W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AUX1 | Auxiliary winding sense input | Demagnetization detection and valley switching timing reference for Phase 1 |
| GATE1 (SDA) | Phase 1 gate driver output / I²C data | Drives external MOSFET; doubles as bidirectional I²C data line for configuration and status readback |
| VCC | Supply voltage input | Primary IC supply; also used for VCC-controlled burst mode activation/deactivation |
| GATE2 (SCL) | Phase 2 gate driver output / I²C clock | Drives external MOSFET; doubles as I²C clock line for synchronized programming |
| AUX2 | Auxiliary winding sense input | Demagnetization detection and valley switching timing reference for Phase 2 |
| SNSMAINS | Mains voltage and external NTC sense | Enables brownin/brownout detection, mains-frequency tracking for notch filter, and loop compensation scaling |
| SNSCUR | Inductor current sense input | Dual-mode OCP: −150 mV (1-phase) or −300 mV (2-phase); blanked at switch-on to avoid false triggers |
| SNSBOOST | Boost output voltage sense | High-impedance input for feedback divider; used for burst mode entry/exit and OVP monitoring |
| GND | Analog/digital ground reference | Signal return for ADCs and internal logic; separate from power ground (SNSSRC) |
| SNSSRC | Power ground & output diode short sense | Internal gate driver return path; also senses 125 mV overcurrent for PFC diode short protection |
Key Features
| Feature | Design Value |
|---|---|
| Digital hardware state machine core | Ensures deterministic real-time PFC regulation without software overhead or interrupt latency |
| Programmable phase shedding | Reduces conduction losses at light load by disabling Phase 2 while maintaining stable 180° phase alignment during transition |
| I²C-configurable protections | Each protection (OVP, OTP, OCP, etc.) can be independently assigned latched, safe-restart, or retry-latched behavior |
| Valley-switching with auto-disable | Disables valley detection if AUX ringing amplitude falls below Vdemag(high)+hysteresis for 4 cycles-prevents audible noise and phase drift |
| Dual OVP with independent thresholds | Primary OVP on SNSBOOST and secondary OVP via dedicated OVP pin; both programmable and latchable |
| Notch-filtered voltage loop | Digital notch at 2× mains frequency improves THD without compromising transient response or stability margin |
Applications
| HD/U-HD Television Power Supply | Server PSU Front-End |
|---|---|
Use Scenario: High-efficiency active PFC stage in 300–600 W TV power supplies meeting Energy Star Tier 2 and EU Eco-design requirements. IC Role / Device Role / Timing Role: Two-phase interleaved PFC controller managing boost converters with valley switching and phase shedding. Use Value: Achieves >0.99 PF and <5% THD at 230 VAC while reducing audible noise via soft-start burst mode and RC-curve voltage ramp. | Use Scenario: Interleaved PFC front-end in redundant 1 kW+ server PSUs requiring high reliability and thermal robustness. IC Role / Device Role / Timing Role: Digital PFC controller coordinating two parallel boost channels with real-time phase alignment and dual OVP fault containment. Use Value: Enables 1000 W operation in SO10 package with programmable thermal derating, external OTP, and open-loop protection for continuous uptime. |
| Gaming Console Adapter | 5G Base Station Power Module |
Use Scenario: Compact, high-density 400–500 W adapter powering next-gen gaming consoles with strict standby power limits. IC Role / Device Role / Timing Role: Configurable PFC controller supporting burst mode (follow/ripple/autonomous), phase shedding, and valley switching. Use Value: Meets DOE Level VI and EU CoC v5 standby requirements (<0.15 W) via programmable burst threshold and soft-stop sequencing. | Use Scenario: High-reliability PFC stage in outdoor-rated 5G remote radio units operating across −40°C to +85°C ambient. IC Role / Device Role / Timing Role: Interleaved PFC controller with internal/external OTP, brownin/brownout hysteresis, and coil short detection. Use Value: Maintains >0.95 PF across wide input (90–264 VAC) and temperature range using adaptive loop gain and mains-synchronized notch filtering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital interleaved PFC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STNRG388A | Dual-channel digital PFC in SO16; includes integrated 600 V gate drivers and analog front-end; no I²C interface | Requires fewer external components but lacks runtime reconfiguration; fixed protection behavior | Preferred for cost-sensitive, high-volume designs where flexibility is secondary to BOM reduction |
| UCC28070 | Analog dual-phase interleaved PFC controller in SO16; no digital configurability, no valley switching, no burst mode | Relies on external op-amps and comparators for protection; limited THD optimization at high line | Selected when legacy analog design flow, long-term availability, or absence of firmware dependencies are critical |
Compared with STNRG388A and UCC28070, the TEA2376AT/1J uniquely combines I²C runtime configurability, valley-switching efficiency optimization, and multi-mode burst operation - enabling one hardware platform to meet diverse regional efficiency standards without layout changes.
Availability
TEA2376AT/1J is available at Aetrix Electronics and suitable for HD/U-HD television power supplies, server PSU front-ends, and 5G base station power modules requiring stable component supply, long lifecycle assurance, and compliance with Energy Star, DOE Level VI, and EU Eco-design directives.
Supply support for TEA2376AT/1J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications.
The TEA2376AT/1J belongs to NXP's high-efficiency digital PFC controller family, designed specifically for compact, high-power-factor AC-DC conversion in consumer, computing, and telecom power supplies.
FAQ
What is the maximum output power supported by the TEA2376AT/1J?
The TEA2376AT/1J supports interleaved PFC operation up to 1000 W, as confirmed in the official NXP datasheet. This rating assumes proper thermal management of the SO10 package under high switching frequency and high input voltage conditions. The IC's phase shedding and burst mode features maintain efficiency across the full load range, making TEA2376AT/1J suitable for high-density power supplies in U-HD TVs and servers.
Does the TEA2376AT/1J require an external microcontroller to operate?
No, the TEA2376AT/1J does not require an external microcontroller. It uses a high-speed configurable hardware state machine for real-time PFC regulation. While I²C is provided for development-time configuration and status monitoring, all core functions-including voltage/current regulation, valley switching, phase control, and protection handling-are fully autonomous after MTP parameter loading. The TEA2376AT/1J operates independently once programmed.
How does the TEA2376AT/1J implement valley switching, and what happens if it fails?
The TEA2376AT/1J detects demagnetization via AUX1/AUX2 pins and enables valley switching only when ringing amplitude exceeds a programmable Vdemag(high) + hysteresis threshold for four consecutive cycles. If amplitude drops below this level, valley switching is automatically disabled and phase alignment defaults to fixed 180° to prevent audible noise and unstable regulation. This behavior is documented in Section 8.13 of the TEA2376AT/1J datasheet.
Can the TEA2376AT/1J be used in single-phase PFC applications?
Yes, the TEA2376AT/1J supports both single-phase and two-phase interleaved operation. Phase shedding allows automatic transition to single-phase mode at light loads, with on-time adjustment on GATE1 to maintain stable input current. The IC's current limiter and loop gain adaptation ensure stable regulation across both configurations - confirmed in Sections 8.14 and 8.10 of the TEA2376AT/1J datasheet.
What protection features are configurable on the TEA2376AT/1J?
The TEA2376AT/1J offers independently configurable protection modes for OVP, OTP, OCP, ICP, brownin/brownout, phase fail, open/short pin, coil short, output diode short, and open-loop conditions. Each can be set to latched, safe restart, or latched-after-retry behavior via MTP memory. Dual OVP (primary on SNSBOOST, secondary on dedicated pin) and SNSSRC-based diode short detection are among the most critical configurable protections detailed in Section 2.3 of the datasheet.
TEA2376AT/1J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 10-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Mode:
- Continuous Conduction (CCM), Discontinuous Conduction (DCM)
- Frequency - Switching:
- 25kHz ~ 300kHz
- Current - Startup:
- -
- Voltage - Supply:
- 0V ~ 22V
- Operating Temperature:
- -25°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-SO
TEA2376AT/1J FAQ
1.How can I place an order for TEA2376AT/1J through Aetrix?
Please submit a Request for Quotation (RFQ) for TEA2376AT/1J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TEA2376AT/1J reliable?
The price and inventory of TEA2376AT/1J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TEA2376AT/1J is usually 5 days.
3.What payment methods are accepted for TEA2376AT/1J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TEA2376AT/1J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TEA2376AT/1J?
TEA2376AT/1J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TEA2376AT/1J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TEA2376AT/1J?
For technical support, including TEA2376AT/1J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TEA2376AT/1J requirements.
6.How does Aetrix verify that TEA2376AT/1J is sourced from the original manufacturer or authorized distributors?
All TEA2376AT/1J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TEA2376AT/1J meets industry standards.
7.What is the process for return or replacement of TEA2376AT/1J?
All TEA2376AT/1J units undergo pre-shipment inspection (PSI). If there is an issue with TEA2376AT/1J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TEA2376AT/1J part is unused and in its original packaging.
Return procedure for TEA2376AT/1J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TEA2376AT/1J Tags
-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi
-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi
-
L4981BD013TR
STMicroelectronics
-
UCC28070DWR
Texas Instruments
-
UCC28070PWR
Texas Instruments
-
UC3854DWTR
Texas Instruments
-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments
-
UC2854BDWTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
