My Inquiry
My Account
NXP Semiconductors TEA2376DT/1Y
- Part No.:
- TEA2376DT/1Y
- Manufacturer:
- NXP Semiconductors
- Category:
- PFC (Power Factor Correction)
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TEA2376DT/1Y.pdf
- Description:
- TEA2376DT/1Y
- Quantity:
- Payment:
- Shipping:
Inventory:2,486
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TEA2376DT/1Y from NXP Semiconductors is a digital configurable two-phase interleaved PFC controller in SO14 package, operating in DCM or quasi-resonant valley-switching mode to achieve >0.99 power factor and <5% THD at 230 VAC input. It delivers up to 1000 W with programmable phase shedding, burst mode, and I²C real-time configuration - deployed in HD/UHD TVs, server PSUs, and 5G power supplies.
For engineers reviewing the TEA2376DT/1Y datasheet, TEA2376DT/1Y pinout, TEA2376DT/1Y application, or TEA2376DT/1Y equivalent, key selection considerations include its dual OVP architecture, -150 mV/-300 mV selectable SNSCUR overcurrent thresholds, 1.2 A source / 1.9 A sink gate drivers, notch-filter-enhanced transient response, and MTP-programmable start-up RC curve for audible-noise-free soft-start.
Technical Context
The TEA2376DT/1Y implements a high-speed configurable hardware state machine-not a microcontroller-ensuring deterministic real-time PFC control. Its digital core executes voltage and current regulation loops with programmable PI gain (zero at 5 Hz, pole at 100 Hz), mains-synchronized digital notch filtering at 2× line frequency, and independent phase control using AUX1/AUX2 demag sensing for 180° interleaving.
Valley switching is dynamically enabled/disabled based on ringing amplitude detection on AUX pins, with fallback to fixed-frequency CCM when demag signal falls below Vdemag(high). Phase shedding and burst mode are decoupled MTP-configurable functions: phase shedding activates below user-defined %Pmax with hysteresis, while burst threshold is adjustable from 1.6% to 25% Pmax across three operational modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Topology | Two-phase interleaved boost PFC with DCM/QR multimode operation |
| Power Factor | >0.99 at 230 VAC, enabled by input current shaping and notch-filtered regulation loop |
| THD | <5% at full load, 230 VAC, maintained via mains-synchronized digital notch filter |
| Gate Drive | 1.2 A source / 1.9 A sink per channel; discharge path routed through SNSSRC pin to isolate GND noise |
| OCP Thresholds | -150 mV (single-phase) or -300 mV (two-phase) on SNSCUR; 125 mV on SNSSRC for diode short protection |
| Protection Flexibility | All protections (OVP, OTP, OCP, ICP, phase fail, open/short pin) configurable as latched, safe-restart, or retry-limited |
| Communication | I²C interface (SDA/SCL pins) supports live parameter read/write and oscilloscope-style status monitoring during operation |
Pinout & Package
TEA2376DT/1Y is housed in a plastic small outline package (SO14) with 14 leads and 3.9 mm body width (SOT108-1), optimized for thermal performance in high-power PFC stages up to 1000 W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AUX1 (Pin 1) | Auxiliary winding sense input | Demagnetization and valley detection for Phase 1; enables QR switching and phase control |
| GATE1 (Pin 2) | Phase 1 MOSFET gate driver output | 1.2 A source / 1.9 A sink; discharge path routed to SNSSRC to prevent GND coupling |
| VCC (Pin 3) | Supply voltage input | Start-up threshold Vstart(VCC) and burst-mode control input when configured |
| GATE2 (Pin 4) | Phase 2 MOSFET gate driver output | Independent drive with synchronized 180° phase control; supports phase shedding |
| AUX2 (Pin 5) | Auxiliary winding sense input | Demagnetization and valley detection for Phase 2; enables QR switching and phase control |
| BURST (Pin 6) | External burst mode control input | Active-high (1.24–1.34 V window); polarity programmable via MTP; drives follow/ripple mode |
| SDA (Pin 7) | I²C data line | Live read/write of MTP parameters, internal status registers, and oscilloscope-style waveform capture |
| SCL (Pin 8) | I²C clock line | Supports real-time configuration during power supply development and field tuning |
| POWERGOOD (Pin 9) | Open-drain status output | Indicates regulated SNSBOOST ≥ Vstart(SNSBOOST); polarity and mask bits programmable |
| SNSMAINS (Pin 10) | Mains voltage and external NTC sense | Enables brown-in/brown-out detection, loop compensation scaling, and input-dependent current limiting |
| SNSCUR (Pin 11) | Inductor current sense input | Primary overcurrent protection (-150 mV/-300 mV threshold); blanking prevents false triggering |
| SNSBOOST (Pin 12) | Boost output voltage sense | High-impedance divider input for voltage regulation; used in burst mode entry/exit logic |
| GND (Pin 13) | Analog/digital ground reference | Signal return for ADCs and internal logic; isolated from power ground (SNSSRC) |
| SNSSRC (Pin 14) | Power ground + diode short sense | Internal gate driver discharge path; also provides 125 mV OCP for output diode short detection |
Key Features
| Feature | Design Value |
|---|---|
| Dual OVP architecture | Independent primary and secondary overvoltage protection with configurable trip levels and response modes |
| Programmable phase shedding | Automatic transition to single-phase operation below user-defined %Pmax, with hysteresis and soft on/off transitions |
| Valley-switching adaptivity | Real-time enable/disable of QR mode based on AUX-pin ringing amplitude; fallback to CCM avoids audible noise |
| Notch-filtered regulation | Digital notch at 2× measured line frequency improves THD without sacrificing transient response time |
| Live GUI monitoring | I²C-connected graphical interface provides oscilloscope-style visualization of internal ADC waveforms and status flags |
| MTP-configurable start-up | RC-curve ramp rate and target voltage programmable to eliminate OVP trips and audible noise during cold start |
Applications
| HD/UHD Television Power Supply | Server Front-End PSU |
|---|---|
|
Use Scenario: 300–600 W active PFC stage powering main DC-DC converters in premium flat-panel TVs with strict Energy Star 8.0 standby requirements. IC Role / Device Role / Timing Role: Two-phase interleaved PFC controller managing boost converter switching, phase alignment, and burst-mode coordination with downstream LLC controllers. Use Value: Achieves <5% THD and >0.99 PF across universal AC input (90–264 VAC), while phase shedding cuts light-load losses by 35% versus fixed two-phase operation. |
Use Scenario: 800–1000 W front-end PFC module in 1U/2U rack-mount servers requiring high reliability, low acoustic noise, and compliance with 80 PLUS Titanium. IC Role / Device Role / Timing Role: Digital PFC controller executing real-time current shaping, valley switching, and adaptive phase control across two parallel boost channels. Use Value: Enables 98.5% peak efficiency and <300 mW standby consumption via MTP-tuned burst mode and dual OVP fault containment. |
| Gaming Console Adapter | 5G Base Station PSU |
|
Use Scenario: Compact 400 W external adapter for next-gen gaming consoles demanding low EMI, zero audible noise, and rapid load transients. IC Role / Device Role / Timing Role: Interleaved PFC controller coordinating gate timing, demagnetization detection, and inrush current limiting during plug-in events. Use Value: Notch-filtered regulation ensures <5% THD under dynamic 20–100% load steps; valley switching reduces EMI by 12 dBµV in 150 kHz–1 MHz band. |
Use Scenario: High-density 650 W PFC stage in outdoor 5G remote radio units exposed to wide temperature ranges and frequent line sags. IC Role / Device Role / Timing Role: Robust PFC controller implementing brown-in/brown-out hysteresis, external OTP via SNSMAINS, and phase-fail detection for field reliability. Use Value: Dual OVP and programmable restart behavior prevent latch-up during grid fluctuations; MTP-configurable gain maintains regulation stability from -40°C to +105°C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital interleaved PFC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STNRG388A | Analog-digital hybrid controller; no I²C live monitoring; fixed notch filter; no MTP-programmable start-up RC curve | Lacks GUI-based waveform capture and real-time parameter tuning; requires external op-amps for certain protections | Preferred for cost-sensitive, lower-complexity designs where field reconfiguration is unnecessary |
| UCC28070 | Analog two-phase controller; no valley switching; no burst mode; no digital notch filter; no phase shedding | Relies on external comparators for OVP/OCP; no programmable brown-in delay or demag sensing | Suitable only for legacy designs targeting basic DCM interleaving without QR efficiency gains or smart protection |
Compared with STNRG388A and UCC28070, the TEA2376DT/1Y uniquely combines MTP-programmable multimode operation, live I²C oscilloscope monitoring, and adaptive valley switching - enabling faster design iteration, higher light-load efficiency, and superior THD performance without external components.
Availability
TEA2376DT/1Y is available at Aetrix Electronics and suitable for HD/UHD television, server front-end PSUs, and 5G base station power supplies requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TEA2376DT/1Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer applications.
The TEA2376DT/1Y belongs to NXP's high-efficiency digital PFC controller product line, designed specifically for compact, high-power-factor AC-DC conversion in energy-regulated consumer and infrastructure equipment.
FAQ
What is the maximum output power supported by the TEA2376DT/1Y?
The TEA2376DT/1Y is rated for interleaved PFC operation up to 1000 W, as confirmed in Section 1 of the datasheet. Thermal limits of the SO14 package require careful PCB layout and heatsinking above 750 W continuous operation, especially at high ambient temperatures or high switching frequencies.
How does the TEA2376DT/1Y implement valley switching and what happens if it fails?
The TEA2376DT/1Y detects demagnetization via AUX1/AUX2 pins and triggers gate turn-on at the drain-source voltage valley. If ringing amplitude falls below the programmable Vdemag(high) threshold for four consecutive cycles, valley switching disables automatically and the controller defaults to CCM with fixed 180° phase alignment to maintain stability and suppress audible noise.
Can the TEA2376DT/1Y operate in single-phase mode only?
Yes - the TEA2376DT/1Y supports forced single-phase operation via MTP configuration. Pin GATE2 remains inactive, while GATE1 drives the sole boost channel. All protections, burst mode, and notch filtering remain fully functional, making it suitable for lower-power derivatives of the same platform.
What protection features are configurable independently on the TEA2376DT/1Y?
All core protections - including dual OVP, internal/external OTP, OCP on SNSCUR/SNSSRC, ICP, brown-in/brown-out, open/short pin, coil short, diode short, and phase fail - can be set independently to latched, safe-restart, or retry-limited behavior using MTP memory settings, enabling precise system-level fault response tailoring.
Is I²C communication available during normal PFC operation for the TEA2376DT/1Y?
Yes - the TEA2376DT/1Y supports full-duplex I²C communication (SDA/SCL pins) while actively regulating the PFC stage. This enables real-time readback of internal ADC values, status flags, and error logs, plus live reprogramming of MTP parameters without interrupting power delivery.
TEA2376DT/1Y Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Mode:
- Discontinuous (Transition)
- Frequency - Switching:
- 25kHz ~ 300kHz
- Current - Startup:
- -
- Voltage - Supply:
- 0V ~ 22V
- Operating Temperature:
- -25°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SO
TEA2376DT/1Y FAQ
1.How can I place an order for TEA2376DT/1Y through Aetrix?
Please submit a Request for Quotation (RFQ) for TEA2376DT/1Y on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TEA2376DT/1Y reliable?
The price and inventory of TEA2376DT/1Y are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TEA2376DT/1Y is usually 5 days.
3.What payment methods are accepted for TEA2376DT/1Y?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TEA2376DT/1Y transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TEA2376DT/1Y?
TEA2376DT/1Y orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TEA2376DT/1Y order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TEA2376DT/1Y?
For technical support, including TEA2376DT/1Y datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TEA2376DT/1Y requirements.
6.How does Aetrix verify that TEA2376DT/1Y is sourced from the original manufacturer or authorized distributors?
All TEA2376DT/1Y products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TEA2376DT/1Y meets industry standards.
7.What is the process for return or replacement of TEA2376DT/1Y?
All TEA2376DT/1Y units undergo pre-shipment inspection (PSI). If there is an issue with TEA2376DT/1Y, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TEA2376DT/1Y part is unused and in its original packaging.
Return procedure for TEA2376DT/1Y:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TEA2376DT/1Y Tags
-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi
-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi
-
L4981BD013TR
STMicroelectronics
-
UCC28070DWR
Texas Instruments
-
UCC28070PWR
Texas Instruments
-
UC3854DWTR
Texas Instruments
-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments
-
UC2854BDWTR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
