STMicroelectronics TEA6425D
- Part No.:
- TEA6425D
- Manufacturer:
- STMicroelectronics
- Category:
- Video Processing
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
TEA6425D.pdf
- Description:
- IC MATRIX VID CELLULAR 20-SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,553
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TEA6425D from STMicroelectronics is a 6×8 video cellular matrix switch IC with I²C bus control, designed for CVBS/SVHS signal routing in multi-source AV systems. It supports 6 video inputs and 8 outputs, 15MHz bandwidth, programmable clamp per input, 0.5/6.5dB gain per output, and high-impedance (3-state) outputs enabling parallel connection of up to four devices.
For engineers reviewing the TEA6425D datasheet, TEA6425D pinout, TEA6425D application, or TEA6425D equivalent, key selection criteria include I²C sub-addressing capability (4 addresses), dual Y/C adder integration, -60dB crosstalk at 5MHz, and support for bottom-sync or average-value clamping on each input.
Technical Context
The TEA6425D implements a fully configurable 6×8 analog video switching matrix with two internal selectable Y/C adders for SVHS composite generation. All routing, gain, clamp mode, and output enable states are controlled via standard-mode or fast-mode I²C (up to 400kHz), using a 7-bit slave address plus 2-bit sub-address for multi-device daisy-chaining.
Each input features programmable DC clamp (sync-bottom or average-level), while each output offers independent 0.5dB or 6.5dB gain selection and tri-state capability. The device operates from a single 8V supply (7.2–8.8V), delivers 60mA typical supply current, and maintains ≤60dB crosstalk at 5MHz across all channel combinations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Video Inputs / Outputs | 6 inputs × 8 outputs - enables flexible source-to-display routing in multi-SCART or PIP architectures |
| Bandwidth | 15 MHz @ -3dB - supports full NTSC/PAL baseband CVBS and SVHS Y/C signals without high-frequency loss |
| Output Gain Options | 0.5 dB or 6.5 dB per output - matches level requirements of downstream comb filters, TV processors, or SCART drivers |
| Crosstalk Attenuation | -60 dB @ 5 MHz - ensures minimal interference between active video paths during simultaneous switching |
| Clamp Mode Control | Per-input sync-bottom or average-value clamping - preserves black level integrity across mixed CVBS/SVHS sources |
| I²C Sub-addressing | 4 selectable addresses via Pin 7 voltage levels - allows stacking of up to four TEA6425D devices on one bus without address conflict |
| Output State Control | Individual 3-state (high-Z) per output - permits wired-OR connection of multiple matrices for expanded routing capacity |
Pinout & Package
TEA6425D is housed in a 20-pin plastic micropackage (SO20L), surface-mount compatible with standard reflow profiles. Thermal resistance Rth(j-a) is 80°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 5, 6, 8, 10 (IN1–IN6) | Video Input Channels | Analog video inputs with programmable clamp; accept CVBS, Y, or C signals up to 2 VPP |
| 2, 4 (SDA, SCL) | I²C Bus Interface | Standard bidirectional data (SDA) and clock (SCL) lines supporting 100/400 kHz operation |
| 7 (SUB) | Sub-address Selection | 4-level analog input (GND, VCC/3, 2VCC/3, VCC) sets device address for multi-unit I²C configuration |
| 9, 20 (VCC, VCCP) | Power Supply | VCC powers logic and analog core (7.2–8.8 V); VCCP supplies output buffers separately for improved PSRR |
| 11–19 (OUT1–OUT8, GND) | Video Outputs & Ground | 8 buffered analog outputs with independent gain/clamp/3-state control; Pin 19 is dedicated GND |
Key Features
| Feature | Design Value |
|---|---|
| Dual Internal Y/C Adders | Enables on-chip SVHS signal synthesis without external mixers - reduces BOM count and layout area |
| Per-Input Programmable Clamp | Configurable sync-bottom or average-value clamping per input - maintains consistent DC restoration across heterogeneous sources |
| Independent Output Gain Control | 0.5 dB or 6.5 dB selectable per output - compensates for varying trace losses or load impedances in multi-output distribution |
| Tri-State Output Enable | Each output individually set to high-Z - allows parallel connection of up to four TEA6425D units on shared video buses |
| 4-Device I²C Addressing | Sub-address pin (Pin 7) accepts four discrete voltage levels - eliminates need for external address jumpers or EEPROMs |
Applications
| Multi-Source SCART Switching | Picture-in-Picture (PIP) Video Routing |
|---|---|
Use Scenario: Consumer AV receivers with 3× SCART inputs (tuner, DVD, game console) and 3× SCART outputs (TV, recorder, monitor). IC Role / Device Role / Timing Role: Central video matrix managing real-time CVBS/Y+C routing, level matching, and source synchronization. Use Value: Eliminates manual switch boxes; supports hot-switching between sources without visible sync disruption or level mismatch. | Use Scenario: Integrated TV sets requiring main picture and inset PIP display driven from independent tuners or external inputs. IC Role / Device Role / Timing Role: Simultaneous routing of primary CVBS and secondary Y/C streams to separate video processing pipelines. Use Value: Enables concurrent decoding of two video standards (e.g., PAL main + NTSC PIP) with matched DC bias and gain. |
| SVHS Signal Generation | Multi-Display Broadcast Monitoring |
Use Scenario: Set-top boxes or media centers generating SVHS-compatible Y+C outputs from digital video sources. IC Role / Device Role / Timing Role: Y/C adder + matrix switch combining decoded luma/chroma into composite SVHS signals for legacy recording devices. Use Value: Avoids external passive combiners that degrade SNR; maintains phase coherence between Y and C paths. | Use Scenario: Broadcast equipment racks distributing one CVBS source to four independent monitoring displays with individual gain adjustment. IC Role / Device Role / Timing Role: Fan-out matrix with per-output gain trimming and isolation, ensuring identical signal fidelity across all monitors. Use Value: Prevents loading effects and crosstalk-induced ghosting when driving long coaxial cables to multiple displays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar video matrix switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4389E | 4×4 matrix, no internal Y/C adder, 30MHz bandwidth, ±3.3V dual supply | Lacks sub-addressing and clamp programming; suited for high-speed RGB routing, not CVBS/SVHS | Select when higher bandwidth and low-voltage operation outweigh need for integrated clamping and Y/C mixing |
| AD8175 | 16×16 matrix, no I²C control, 300MHz bandwidth, requires external logic for configuration | Designed for HD component video; lacks per-input clamp and CVBS-optimized architecture | Choose for scalable, high-bandwidth routing in professional video infrastructure where microcontroller control is available |
Compared with MAX4389E and AD8175, the TEA6425D uniquely integrates I²C-configurable clamping, dual Y/C adders, and 4-device addressability - making it purpose-built for cost-sensitive, multi-source CVBS/SVHS consumer electronics rather than generic high-speed or HD video routing.
Availability
TEA6425D is available at Aetrix Electronics and suitable for multi-SCART AV receivers, PIP-enabled TVs, and SVHS-output set-top boxes requiring stable component supply through extended production lifecycles.
Supply support for TEA6425D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and consumer analog/mixed-signal ICs.
The TEA6425D belongs to ST's legacy video interface product line, engineered specifically for analog video signal management in cost-sensitive consumer AV equipment with emphasis on integration, configurability, and I²C-based system control.
FAQ
What is the maximum number of TEA6425D devices that can be connected on a single I²C bus?
Up to four TEA6425D devices can share one I²C bus using the SUB pin (Pin 7) to select distinct sub-addresses - grounded, 1/3 VCC, 2/3 VCC, or open-circuit correspond to addresses 0x90, 0x96, 0x94, and 0x92 respectively. Each device responds only to its assigned address, enabling coordinated control without bus contention.
Does the TEA6425D require external passive components for basic operation?
Yes - the TEA6425D requires external 220nF AC-coupling capacitors on all six inputs and eight outputs, plus 4.7kΩ pull-up resistors on SDA/SCL lines. A 22µF bulk capacitor on VCC and 10µH/4.7kΩ RC filter on VCCP are also recommended per the typical application circuit to suppress switching noise and ensure stable output bias.
Can the TEA6425D route chroma (C) and luma (Y) signals independently to different outputs?
Yes - the 6×8 matrix allows any input (including dedicated Y or C channels) to be routed to any output. Two internal Y/C adders further allow selected Y and C inputs to be summed and delivered to designated outputs as composite SVHS signals, while other outputs remain available for independent Y or C distribution.
What is the function of the VCCP pin (Pin 20), and why is it separate from VCC (Pin 9)?
VCCP (Pin 20) supplies power exclusively to the output buffer stage, while VCC (Pin 9) powers the logic core and input clamp circuitry. This separation improves PSRR on outputs, reduces crosstalk from digital switching noise, and allows independent filtering - critical for maintaining clean analog video signals when driving multiple 75Ω coaxial loads simultaneously.
TEA6425D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Cellular Matrix
- Applications:
- Professional Video
- Standards:
- -
- Control Interface:
- I2C
- Voltage - Supply:
- 7.2V ~ 8.8V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-SO
TEA6425D FAQ
1.How can I place an order for TEA6425D through Aetrix?
Please submit a Request for Quotation (RFQ) for TEA6425D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TEA6425D reliable?
The price and inventory of TEA6425D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TEA6425D is usually 5 days.
3.What payment methods are accepted for TEA6425D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TEA6425D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TEA6425D?
TEA6425D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TEA6425D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TEA6425D?
For technical support, including TEA6425D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TEA6425D requirements.
6.How does Aetrix verify that TEA6425D is sourced from the original manufacturer or authorized distributors?
All TEA6425D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TEA6425D meets industry standards.
7.What is the process for return or replacement of TEA6425D?
All TEA6425D units undergo pre-shipment inspection (PSI). If there is an issue with TEA6425D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TEA6425D part is unused and in its original packaging.
Return procedure for TEA6425D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TEA6425D Tags

-
HDMI2C1-6C1
STMicroelectronics

-
ADA4430-1YKSZ-R7
Analog Devices Inc.

-
LM1881MX/NOPB
Texas Instruments

-
SN75DP130SSRGZR
Texas Instruments

-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments

-
EQCO30R5.D
Microchip Technology

-
SII9022ACNU
Lattice Semiconductor Corporation

-
SN65DP159RGZR
Texas Instruments

-
SN65DP159RSBR
Texas Instruments

-
SN65DP141RLJR
Texas Instruments

-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

