Texas Instruments THS1206IDAR
- Part No.:
- THS1206IDAR
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 32-TSSOP (0.240", 6.10mm Width)
- Datasheet:
-
THS1206IDAR.pdf
- Description:
- IC ADC 12BIT PIPELINED 32TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,266
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS1206IDAR from Texas Instruments is a 12-bit, 6 MSPS simultaneous-sampling analog-to-digital converter (ADC) with four analog inputs configurable as single-ended or differential pairs. It features ±1 LSB DNL, 68 dB SNR at 2 MHz input, integrated 16-word FIFO, and 5-V analog/3.3-V digital supply operation - deployed in radar front-ends, high-speed DSP acquisition, and automotive sensor signal conditioning.
For engineers reviewing the THS1206IDAR datasheet, THS1206IDAR pinout, THS1206IDAR application, or THS1206IDAR equivalent, key selection criteria include simultaneous 4-channel sampling capability, internal 2.5 V reference output (REFOUT), auto-scan mode support for 2–4 inputs, and TSSOP-32 package compatibility with glueless interface to TI C6x DSPs and microcontrollers.
Technical Context
The THS1206IDAR implements a multistage pipelined ADC architecture with output error correction logic to guarantee no missing codes across –40°C to 85°C. Its dual conversion modes-single-conversion (internal oscillator) and continuous-conversion (external CONV_CLK)-enable flexible timing control for deterministic latency or maximum throughput.
Four analog inputs are simultaneously sampled via programmable S/H stages, supporting mixed configurations (e.g., one differential + two single-ended). Internal voltage references (VREFP = 3.5 V, VREFM = 1.5 V, REFOUT = 2.5 V) provide ±5% accuracy and 50 ppm/°C drift; external reference option via REFP/REFM pins supports precision DC-critical applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - delivers 1 part in 4096 quantization granularity for medium-high fidelity signal capture. |
| Sampling Rate | 6 MSPS max per channel in continuous mode - enables real-time digitization of IF signals up to ~3 MHz Nyquist bandwidth. |
| Differential Nonlinearity | ±1 LSB - ensures monotonic transfer function critical for closed-loop control and measurement linearity. |
| Signal-to-Noise Ratio | 68 dB at fI = 2 MHz - corresponds to ~11.3 effective bits (ENOB) for clean baseband signal recovery. |
| FIFO Depth | 16 × 12-bit words - buffers burst data to decouple ADC timing from processor read latency, reducing interrupt overhead. |
| Reference Output | REFOUT = 2.5 V ±25 mV - stable, buffered reference usable for external circuit biasing or calibration without external regulator. |
| Supply Voltages | AVDD = 5 V ±2.5%, DVDD/BVDD = 3.3 V - supports mixed-voltage system integration with separate analog/digital power domains. |
Pinout & Package
TSSOP-32 package (DA suffix), 7.0 mm × 4.4 mm body, 0.65 mm pitch, exposed thermal pad (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AINP / AINM / BINP / BINM (Pins 32,31,30,29) | Differential or single-ended analog inputs | Four fully independent input channels; each pair supports differential mode (rejecting common-mode noise) or single-ended use (simpler layout). |
| CONV_CLK / CONVST (Pin 15) | Mode-shared clock/start input | In continuous mode: external sampling clock; in single mode: falling-edge-triggered conversion start - eliminates need for separate control lines. |
| DATA_AV (Pin 16) | Data-ready flag | Configurable active-high/low pulse or level signal indicating valid data in FIFO - directly drives processor interrupts or DMA triggers. |
| D0–D11 / D10/RA0 / D11/RA1 (Pins 1–6,9–14) | Parallel data/address bus | 12-bit bidirectional data bus with multiplexed address lines RA0/RA1 for register access - enables glueless interfacing to 8-/16-bit µCs and TI C6x DSPs. |
| REFP / REFM / REFOUT / REFIN (Pins 26,25,27,28) | Reference voltage network | Internal 3.5 V/1.5 V reference generation; REFOUT provides 2.5 V output; REFIN accepts external common-mode reference - supports both internal simplicity and external precision. |
| CS0 / CS1 / WR(R/W) / RD (Pins 22,21,20,19) | Control interface logic | Two-chip-select scheme (CS0 low + CS1 high) plus programmable R/W or WR+RD mode - accommodates diverse bus protocols without external logic. |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous 4-channel sampling | Enables phase-coherent acquisition across multiple sensors (e.g., quadrature I/Q or multi-phase motor current), eliminating inter-channel skew. |
| Auto-scan mode (2/3/4 inputs) | Reduces firmware overhead by automatically cycling through selected channels - ideal for periodic monitoring of multiple analog sources. |
| Integrated 16-word FIFO | Allows burst reads at processor pace instead of real-time byte-by-byte polling - cuts CPU load and simplifies timing-critical firmware. |
| 3-V/5-V digital interface compatibility | Operates with either 3.3 V or 5 V logic levels on DVDD/BVDD - interfaces directly with legacy 5 V µCs or modern 3.3 V DSPs without level shifters. |
| Internal voltage references | Eliminates external reference ICs and associated passive components - reduces BOM count and PCB area in cost-sensitive industrial designs. |
Applications
| Radar Signal Acquisition | High-Speed Motor Control |
|---|---|
Use Scenario: Digitizing I/Q baseband outputs from RF downconverters in pulsed Doppler radar systems. IC Role / Device Role / Timing Role: Simultaneous sampling of four analog channels captures phase-aligned I/Q pairs across multiple receive paths for beamforming. Use Value: 6 MSPS rate and 68 dB SNR enable detection of weak return signals amid clutter; FIFO relieves real-time processing burden on radar DSP. | Use Scenario: Sampling three-phase motor currents and DC bus voltage in servo drives for field-oriented control (FOC). IC Role / Device Role / Timing Role: Four-input simultaneous sampling acquires all three currents plus bus voltage within one conversion cycle - preserving instantaneous power state. Use Value: ±1 LSB DNL ensures accurate torque calculation; internal reference stability minimizes calibration drift over temperature in industrial enclosures. |
| Automotive Sensor Hub | Communications Baseband Processing |
Use Scenario: Aggregating analog outputs from multiple vehicle subsystems (e.g., battery temp, cabin pressure, brake fluid level) in ADAS domain controllers. IC Role / Device Role / Timing Role: THS1206IDAR acts as centralized analog front-end, converting sensor signals before CAN/FlexRay transmission. Use Value: –40°C to 85°C qualification meets automotive Grade 3 requirements; TSSOP-32 package supports automated optical inspection in high-reliability assembly. | Use Scenario: Capturing analog IF signals from quadrature demodulators in software-defined radio (SDR) transceivers. IC Role / Device Role / Timing Role: Dual differential input pairs digitize I/Q streams with matched gain/phase response - essential for coherent demodulation. Use Value: 96 MHz full-power bandwidth supports wideband modulation schemes (e.g., LTE, WiMAX); low THD (–68 dB) preserves EVM performance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed simultaneous-sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8364IPAG | 16-bit, 250 kSPS, 6-channel simultaneous sampling; SPI interface; no internal FIFO | Better resolution but lower speed; suited for precision instrumentation, not radar/comm | Select when resolution > speed and SPI interface preferred over parallel bus |
| THS12082IDAR | 12-bit, 8-MSPS, 8-channel, same TSSOP-32 package; higher power (270 mW), no auto-scan mode | Higher channel count and speed, but requires more complex timing control and layout | Select when 8-channel simultaneous sampling is required and additional layout space accommodates higher thermal dissipation |
Compared with ADS8364IPAG and THS12082IDAR, the THS1206IDAR uniquely balances 6 MSPS speed, 4-channel simultaneity, integrated FIFO, and auto-scan functionality in a thermally efficient 216 mW package - making it optimal for cost-sensitive, medium-bandwidth embedded acquisition where deterministic latency and reduced firmware complexity matter.
Availability
THS1206IDAR is available at Aetrix Electronics and suitable for radar signal acquisition, high-speed motor control, and automotive sensor hub applications requiring stable component supply across extended temperature ranges.
Supply support for THS1206IDAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and digital signal technologies with broad industrial, automotive, and communications portfolio coverage.
The THS1206IDAR belongs to TI's high-speed data acquisition product line, engineered for phase-coherent, multi-channel digitization in real-time signal processing systems where simultaneous sampling, low latency, and system-level integration reduce total solution cost.
FAQ
What is the operating temperature range for the THS1206IDAR?
The THS1206IDAR is characterized for operation from –40°C to +85°C ambient temperature, meeting industrial-grade environmental requirements. This rating is confirmed in the device's ordering information (I-suffix) and absolute maximum ratings table, and applies to all electrical specifications unless otherwise noted in the datasheet's recommended operating conditions section.
Does the THS1206IDAR support differential input configurations?
Yes, the THS1206IDAR supports differential input configurations using AINP/AINM and BINP/BINM pin pairs. Each pair can be independently configured as differential or single-ended via internal control registers. Differential mode improves common-mode noise rejection and achieves better SNR (69 dB typical) compared to single-ended operation (68 dB typical) at 2 MHz input frequency.
How does the FIFO in the THS1206IDAR function during continuous conversion mode?
In continuous conversion mode, the THS1206IDAR's 16-word FIFO fills sequentially with converted samples from the selected analog channels. DATA_AV asserts when the FIFO reaches the programmed trigger level (1–8 words), enabling interrupt-driven or polled data retrieval. The FIFO depth prevents data loss during brief processor latency spikes, and its parallel interface allows full 12-bit word reads per access - critical for sustaining 6 MSPS throughput.
Can the THS1206IDAR operate with an external reference voltage?
Yes, the THS1206IDAR supports external reference voltages applied to REFP and REFM pins. When control register bit 0 is set, the internal reference is disabled and the external source defines the full-scale range. External reference selection is used when tighter initial accuracy (<±1%) or lower temperature drift (<20 ppm/°C) is required beyond the internal reference's ±5% and 50 ppm/°C specs.
What package type is used for the THS1206IDAR?
The THS1206IDAR uses a TSSOP-32 (DA) package: 7.0 mm × 4.4 mm body size, 0.65 mm lead pitch, with thermal pad (non-connected). This surface-mount package supports automated assembly, offers moderate thermal resistance (11.62 mW/°C derating above 25°C), and is pin-compatible with the THS10064 - enabling upgrade paths in existing designs.
THS1206IDAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-TSSOP (0.240", 6.10mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 6M
- Number of Inputs:
- 2, 4
- Input Type:
- Differential, Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-MUX-ADC
- Ratio - S/H:ADC:
- 4:1
- Number of A/D Converters:
- 1
- Architecture:
- Pipelined
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 3V ~ 5.25V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 32-TSSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
THS1206IDAR FAQ
1.How can I place an order for THS1206IDAR through Aetrix?
Please submit a Request for Quotation (RFQ) for THS1206IDAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS1206IDAR reliable?
The price and inventory of THS1206IDAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS1206IDAR is usually 5 days.
3.What payment methods are accepted for THS1206IDAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS1206IDAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS1206IDAR?
THS1206IDAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS1206IDAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS1206IDAR?
For technical support, including THS1206IDAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS1206IDAR requirements.
6.How does Aetrix verify that THS1206IDAR is sourced from the original manufacturer or authorized distributors?
All THS1206IDAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS1206IDAR meets industry standards.
7.What is the process for return or replacement of THS1206IDAR?
All THS1206IDAR units undergo pre-shipment inspection (PSI). If there is an issue with THS1206IDAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS1206IDAR part is unused and in its original packaging.
Return procedure for THS1206IDAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS1206IDAR Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

