My Inquiry
My Account
Texas Instruments THS2630DR
- Part No.:
- THS2630DR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
THS2630DR.pdf
- Description:
- THS2630DR
- Quantity:
- Payment:
- Shipping:
Inventory:1,831
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS2630 from Texas Instruments is a fully differential amplifier (FDA) designed for high-speed, low-noise signal conditioning in precision analog front-ends. It delivers 187 MHz small-signal bandwidth, 75 V/µs slew rate, and –108 dBc THD at 250 kHz with ±15 V supplies - enabling high-fidelity differential ADC driving and single-ended-to-differential conversion in medical ultrasound and test equipment.
For engineers reviewing the THS2630 datasheet, THS2630 pinout, THS2630 application, or THS2630 equivalent, this page provides verified specifications, validated SOIC/VSSOP/HVSSOP package mapping, confirmed 8-pin fully differential pin functions, and two technically documented alternative FDAs for design flexibility and supply continuity.
Technical Context
The THS2630 implements a true fully differential signal path from input to output using TI's high-voltage complementary bipolar process, supporting supply voltages up to ±17.5 V. Its architecture enables 95 dB common-mode rejection at 800 kHz and maintains –108 dBc THD at 2 VPP, 250 kHz under ±15 V operation.
It features an actively controlled VOCM input that sets output common-mode voltage with 13 nV/√Hz noise contribution and supports both differential and single-ended input configurations. The device operates across –40°C to +85°C and includes an active-low power-down pin (THS2630S variant only) reducing quiescent current to 770 µA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-signal bandwidth | 187 MHz at ±15 V supply - enables wideband signal chain design up to UHF frequencies without external gain staging. |
| Slew rate | 75 V/µs - supports fast transient response for high-resolution, high-sample-rate data acquisition systems. |
| Total harmonic distortion | –108 dBc at 250 kHz, 2 VPP, ±15 V - ensures minimal spectral contamination in sensitive RF and medical imaging applications. |
| Input voltage noise | 1.1 nV/√Hz at 10 kHz - preserves SNR in low-amplitude sensor interfaces and ultrasound receive chains. |
| Supply voltage range | Dual: ±2.5 V to ±17.5 V; Single: 5 V to 35 V - accommodates legacy ±15 V industrial systems and modern low-voltage embedded designs. |
| Common-mode rejection | 95 dB at 800 kHz - suppresses board-level switching noise and EMI coupling in mixed-signal PCB layouts. |
| Output swing | ±13.4 V into 1 kΩ at ±15 V - delivers full-scale differential drive capability for 16-bit+ ADCs without clipping. |
Pinout & Package
THS2630 is available in three 8-pin packages: D (SOIC), DGK (VSSOP), and DGN (HVSSOP). All share identical pin numbering and function mapping. The HVSSOP (DGN) variant includes a thermal pad for enhanced power dissipation in high-output-drive applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: VIN− | Negative differential input | Accepts inverted-phase signal in fully differential mode; used with VIN+ for balanced input drive. |
| 2: VOCM | Output common-mode control | DC bias reference for output stage; floating default = mid-rail; drives ADC common-mode input directly. |
| 3: VCC+ | Positive supply rail | Supports up to +17.5 V; must be decoupled with ≥0.1 µF ceramic capacitor near pin. |
| 4: VOUT+ | Positive differential output | Delivers in-phase output signal; requires matched feedback network (e.g., 390 Ω for G = 1) for balance. |
| 5: VOUT− | Negative differential output | Delivers inverted-phase output signal; paired with VOUT+ to form true differential output pair. |
| 6: VCC− | Negative supply rail | Supports down to –17.5 V; symmetric decoupling required for optimal PSRR performance. |
| 7: PD (THS2630S only) | Power-down enable | Active-low control; pull to VCC− to enter shutdown (770 µA IQ); unconnected = enabled via internal 250 kΩ pull-up. |
| 8: VIN+ | Positive differential input | Accepts non-inverted-phase signal; forms differential pair with VIN− for noise-rejecting signal acquisition. |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential I/O architecture | Enables direct interface to differential ADCs without transformers or baluns, preserving signal integrity and reducing BOM count. |
| 95 dB CMRR at 800 kHz | Rejects high-frequency common-mode interference from digital clocks, switching regulators, and RF sources in dense PCB layouts. |
| 1.1 nV/√Hz input voltage noise | Minimizes added noise floor in low-level signal paths such as ultrasound preamplifiers and precision sensor conditioning. |
| VOCM-controlled output bias | Allows precise alignment of differential output DC level to ADC reference voltage, eliminating level-shifting circuitry. |
| ±17.5 V maximum supply | Supports high-voltage signal chains (e.g., ultrasound transmit/receive) without cascaded amplifiers or rail-splitting networks. |
| Thermal pad (DGN package) | Reduces junction-to-board thermal resistance to 30.0 °C/W, enabling sustained 85°C operation under 60 mA output load. |
Applications
| Medical Ultrasound Imaging | Differential ADC Driver |
|---|---|
Use Scenario: Amplifying weak echo signals from piezoelectric transducers in portable and cart-based ultrasound systems. IC Role / Device Role / Timing Role: Fully differential amplifier providing single-ended-to-differential conversion, gain, and common-mode level setting for 14-bit+ ADCs. Use Value: 1.1 nV/√Hz input noise and –108 dBc THD preserve dynamic range and image contrast resolution at 2–15 MHz frequencies. |
Use Scenario: Driving high-speed differential-input ADCs (e.g., ADS58J86, AFE58JD18) in test instrumentation and data loggers. IC Role / Device Role / Timing Role: Precision FDA establishing matched output amplitude/phase and programmable VOCM alignment to ADC reference. Use Value: 95 dB CMRR and 187 MHz bandwidth ensure clean sampling of fast transients without aliasing or distortion-induced harmonics. |
| Single-Ended to Differential Conversion | Differential Antialiasing Filter Interface |
Use Scenario: Converting legacy single-ended sensor outputs (e.g., strain gauges, accelerometers) into differential format for noise-immune transmission. IC Role / Device Role / Timing Role: High-linearity FDA operating in single-ended input mode with VOCM set to mid-supply for symmetrical output swing. Use Value: –106 dBc THD at 1 MHz and 75 V/µs slew rate maintain fidelity through conversion without introducing measurable distortion. |
Use Scenario: Buffering and driving passive/active antialiasing filters before differential ADC inputs in spectrum analyzers and oscilloscopes. IC Role / Device Role / Timing Role: Low-output-impedance FDA isolating filter response from ADC input capacitance while maintaining phase matching. Use Value: 26 Ω open-loop output resistance and 187 MHz bandwidth preserve filter group delay flatness up to Nyquist frequency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fully differential amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4561 | Lower noise (0.89 nV/√Hz), lower bandwidth (1.5 GHz GBW), no VOCM pin - uses internal common-mode feedback. | Better suited for GHz-range RF sampling; lacks VOCM flexibility for arbitrary ADC reference alignment. | Select when ultra-low noise dominates over VOCM configurability and supply headroom is constrained to ≤±5 V. |
| LMH5401 | Higher bandwidth (4.2 GHz GBW), higher supply current (24 mA), fixed-gain options only - no user-configurable feedback resistors. | Optimized for high-speed communications (JESD204B) and optical receiver front-ends; not ideal for precision DC-coupled ADC drivers. | Select when >1 GSPS sampling and minimal group delay variation are critical, and gain is fixed at 10 V/V or 15 V/V. |
Compared with THS2630, THS4561 trades VOCM control for lower noise and higher speed in narrow-supply applications, while LMH5401 sacrifices DC precision and gain flexibility for extreme bandwidth - making THS2630 the optimal choice for wide-supply, high-dynamic-range, VOCM-programmable ADC driver roles.
Availability
THS2630 is available at Aetrix Electronics and suitable for medical ultrasound imaging, high-speed data acquisition, precision test instrumentation, and industrial sensor signal conditioning requiring stable component supply across extended temperature and voltage ranges.
Supply support for THS2630 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance amplifiers and data converter interfaces.
The THS2630 belongs to TI's high-speed fully differential amplifier product line, engineered specifically for precision differential signal conditioning in demanding applications including medical imaging, automated test equipment, and broadband communications infrastructure.
FAQ
What is the maximum supply voltage rating for THS2630?
The THS2630 supports dual-supply operation up to ±17.5 V (35 V total), with absolute maximum ratings specifying 37 V across VCC+ and VCC−. Operation beyond ±17.5 V is not recommended, as electrical characteristics are only guaranteed within the recommended operating conditions of ±2.5 V to ±17.5 V. Exceeding these limits may degrade long-term reliability or cause permanent damage.
Does THS2630 support single-supply operation?
Yes, THS2630 supports single-supply operation from 5 V to 35 V. In single-supply mode, the VOCM pin defaults to mid-rail (VCC/2), enabling direct interfacing with ADCs that require centered differential output swing. Input common-mode range extends from –3.77 V to 4.3 V (at ±5 V supply), allowing compatibility with ground-referenced sensors when properly biased.
How does the VOCM pin affect THS2630 performance?
The VOCM pin directly controls the DC common-mode level of the differential outputs. When driven by a low-impedance source (e.g., ADC reference), it ensures precise alignment to the ADC's input common-mode requirement. Floating VOCM defaults to mid-rail but introduces ±10 mV offset; adding a 0.1 µF bypass capacitor reduces broadband noise coupling. VOCM input noise is specified at 13 nV/√Hz, contributing minimally to overall system noise floor.
What is the difference between THS2630 and THS2630S?
The THS2630S includes an active-low power-down (PD) pin (pin 7), enabling shutdown current of 770 µA. Standard THS2630 omits this pin (replaced by NC). Both share identical AC/DC performance, pinout, and package options. THS2630S is selected when power gating is required in battery-powered or thermally constrained systems; standard THS2630 is used where continuous operation suffices and pin 7 must remain unconnected.
Which package offers best thermal performance for THS2630?
The DGN (HVSSOP) package delivers the best thermal performance, with a junction-to-board thermal resistance (RθJB) of 30.0 °C/W - less than half that of SOIC (69.8 °C/W) and VSSOP (83.2 °C/W). This is achieved via its exposed thermal pad, which must be soldered to a large copper plane. For continuous 85°C ambient operation with >50 mA output current, DGN is strongly recommended to avoid exceeding the 125°C maximum junction temperature.
THS2630DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Differential
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- 75V/µs
- Gain Bandwidth Product:
- 245 MHz
- -3db Bandwidth:
- 108 MHz
- Current - Input Bias:
- 4.8 µA
- Voltage - Input Offset:
- 100 µV
- Current - Supply:
- 8.9mA
- Current - Output / Channel:
- 85 mA
- Voltage - Supply Span (Min):
- 5 V
- Voltage - Supply Span (Max):
- 35 V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
THS2630DR FAQ
1.How can I place an order for THS2630DR through Aetrix?
Please submit a Request for Quotation (RFQ) for THS2630DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS2630DR reliable?
The price and inventory of THS2630DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS2630DR is usually 5 days.
3.What payment methods are accepted for THS2630DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS2630DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS2630DR?
THS2630DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS2630DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS2630DR?
For technical support, including THS2630DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS2630DR requirements.
6.How does Aetrix verify that THS2630DR is sourced from the original manufacturer or authorized distributors?
All THS2630DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS2630DR meets industry standards.
7.What is the process for return or replacement of THS2630DR?
All THS2630DR units undergo pre-shipment inspection (PSI). If there is an issue with THS2630DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS2630DR part is unused and in its original packaging.
Return procedure for THS2630DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS2630DR Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
