My Inquiry
My Account
Texas Instruments THS2630SDGKR
- Part No.:
- THS2630SDGKR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
THS2630SDGKR.pdf
- Description:
- THS2630SDGKR
- Quantity:
- Payment:
- Shipping:
Inventory:3,083
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS2630SDGKR from Texas Instruments is a fully differential amplifier (FDA) designed for high-fidelity signal conditioning in precision analog front-ends. It delivers 187 MHz small-signal bandwidth, 75 V/µs slew rate, and –108 dBc THD at 250 kHz with ±15 V supplies - enabling high-resolution differential ADC driving in medical ultrasound and test equipment.
For engineers reviewing the THS2630SDGKR datasheet, THS2630SDGKR pinout, THS2630SDGKR application, or THS2630SDGKR equivalent, this device supports single-ended-to-differential conversion, wide-supply-range (±2.5 V to ±17.5 V) operation, and VOCM-controlled output common-mode voltage - critical for noise-immune data acquisition systems requiring >95 dB CMRR and low 1.1 nV/√Hz input voltage noise.
Technical Context
The THS2630SDGKR implements a true fully differential signal path from input to output using TI's high-voltage complementary bipolar process, supporting supply voltages up to ±17.5 V. Its internal VOCM error amplifier enables precise control of output common-mode level independent of gain configuration.
It operates across –40°C to +85°C and features active power-down (THS2630S variant only), 95 dB CMRR at 800 kHz, and 245 MHz gain-bandwidth product - making it suitable for wide-dynamic-range applications where even-order harmonic suppression and common-mode noise rejection are essential.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-signal bandwidth | 187 MHz at ±15 V supply - enables baseband signal amplification up to UHF without gain roll-off in high-speed data converters. |
| Slew rate | 75 V/µs - supports fast transient response for 2 VPP signals with ≤52 ns settling to 0.01% in gain = 1 configuration. |
| Total harmonic distortion | –108 dBc at 250 kHz, 2 VPP, ±15 V - ensures minimal spectral contamination in precision ultrasound beamforming and spectrum analysis. |
| Input voltage noise | 1.1 nV/√Hz at 10 kHz - preserves SNR in low-amplitude sensor interfaces and high-gain stages before ADCs. |
| Common-mode rejection ratio | 95 dB at 800 kHz - rejects board-level switching noise and EMI coupling in mixed-signal PCB layouts. |
| Supply voltage range | ±2.5 V to ±17.5 V dual supply or 5 V to 35 V single supply - accommodates legacy ±15 V systems and modern low-voltage industrial designs. |
| Output swing | ±13.4 V into 1 kΩ at ±15 V - provides >26.8 VPP headroom for driving SAR and sigma-delta ADCs with full-scale differential inputs. |
Pinout & Package
VSSOP-8 (DGK) package: 3 mm × 4.9 mm body, exposed thermal pad on underside (HVSSOP variant only; DGK has no thermal pad). Pin 1 marked by beveled corner or dot; top view shown in datasheet Figure 5-2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: VIN− | Negative differential input | Accepts inverted-phase signal in fully differential mode; forms balanced pair with VIN+ for common-mode noise cancellation. |
| 2: VOCM | Output common-mode control | DC voltage applied here sets average of VOUT+ and VOUT−; floating defaults to midsupply (VCC+/2 + VCC−/2). |
| 3: VCC+ | Positive supply rail | Supports up to +17.5 V; powers internal bias circuitry and output stage; requires local 0.1 µF bypass to ground. |
| 4: VOUT+ | Positive differential output | Delivers amplified in-phase signal; must be terminated symmetrically with VOUT− to preserve balance and minimize CM noise. |
| 5: VOUT− | Negative differential output | Delivers amplified out-of-phase signal; paired with VOUT+ to form true differential output with 180° phase relationship. |
| 6: VCC− | Negative supply rail | Supports down to –17.5 V; referenced for PD threshold and VOCM range; requires local 0.1 µF bypass to ground. |
| 7: NC | No connect | Internally unconnected; must remain floating or tied to GND/VCC− per layout best practices - not used for power-down in DGK variant. |
| 8: VIN+ | Positive differential input | Accepts non-inverted-phase signal; matched impedance and layout symmetry with VIN− required for optimal CMRR. |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential I/O architecture | Enables single-ended-to-differential conversion without transformers, reducing size/cost while improving PSRR and harmonic suppression. |
| 1.1 nV/√Hz input voltage noise | Preserves signal integrity in low-level sensor amplification stages, especially when driving 16–24-bit ADCs with >100 dB SNR requirements. |
| 95 dB CMRR at 800 kHz | Rejects high-frequency noise from digital domains or switching regulators, critical for clean analog acquisition in embedded instrumentation. |
| VOCM pin with 15 kΩ input resistance | Allows direct connection to ADC reference outputs or DACs for precise DC-level alignment of differential outputs without external buffering. |
| ±17.5 V maximum supply capability | Supports legacy industrial and medical systems using ±15 V rails while maintaining full dynamic range and output swing margin. |
Applications
| Medical Ultrasound Beamforming | Differential ADC Driver |
|---|---|
|
Use Scenario: Amplifying echo return signals from piezoelectric transducer arrays with precise gain matching and ultra-low distortion. IC Role / Device Role / Timing Role: Fully differential amplifier converting single-ended channel outputs to balanced differential pairs for high-SNR digitization. Use Value: –108 dBc THD at 250 kHz and 95 dB CMRR suppress harmonics and common-mode interference from pulsed excitation circuits. |
Use Scenario: Driving high-resolution SAR or sigma-delta ADCs in automated test equipment and precision data loggers. IC Role / Device Role / Timing Role: Signal conditioner providing gain, level shifting, and common-mode control prior to ADC sampling. Use Value: 187 MHz bandwidth and 75 V/µs slew rate ensure faithful reproduction of fast step inputs and wideband waveforms without settling error. |
| Single-Ended to Differential Conversion | Differential Antialiasing Filter Interface |
|
Use Scenario: Replacing bulky RF transformers in portable instrumentation where size, weight, and DC coupling are critical. IC Role / Device Role / Timing Role: Active balun implementing gain and common-mode offset control in one monolithic IC. Use Value: VOCM pin enables programmable output centering; 1.1 nV/√Hz noise avoids degrading system noise floor in low-amplitude signal chains. |
Use Scenario: Interfacing passive or active antialiasing filters to differential-input ADCs in communication receivers and spectrum analyzers. IC Role / Device Role / Timing Role: Buffer and level shifter ensuring filter output drives ADC input with matched amplitude/phase and minimal loading. Use Value: High input impedance (320 MΩ common-mode) prevents filter passband distortion; 245 MHz GBW maintains flat group delay up to Nyquist frequency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fully differential amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4561DR | Lower noise (0.95 nV/√Hz), lower bandwidth (1.5 GHz), no VOCM pin - uses internal feedback for fixed common-mode. | Better for RF/IF signal chains above 100 MHz; unsuitable where VOCM-programmable output level is required. | Select THS4561DR when ultra-wideband performance and lowest noise dominate over flexible common-mode control. |
| ADA4940-1ACPZ-R7 | Lower supply range (±5 V max), higher quiescent current (12.5 mA), 1 GHz bandwidth, integrated resistor network option. | Optimized for low-voltage, high-speed data acquisition; lacks ±17.5 V capability needed in industrial/military systems. | Choose ADA4940-1ACPZ-R7 for compact, low-power 3.3 V/5 V systems where 1 GHz bandwidth justifies trade-offs in voltage range and noise. |
Compared with THS4561DR and ADA4940-1ACPZ-R7, the THS2630SDGKR uniquely balances ultra-low distortion (–108 dBc), wide supply flexibility (±2.5 V to ±17.5 V), and user-controllable VOCM - making it the preferred choice for medical imaging and high-fidelity test equipment where DC-coupled, programmable-level differential signaling is mandatory.
Availability
THS2630SDGKR is available at Aetrix Electronics and suitable for medical ultrasound systems, high-speed data acquisition modules, and industrial test instrumentation requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for THS2630SDGKR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance amplifiers and precision signal chain solutions.
The THS2630SDGKR belongs to TI's fully differential amplifier product line, engineered specifically for demanding applications requiring exceptional linearity, wide supply range, and robust common-mode noise immunity - such as medical imaging and high-end test equipment.
FAQ
What is the function of the VOCM pin on the THS2630SDGKR?
The VOCM pin on the THS2630SDGKR sets the DC common-mode voltage of the differential output (VOUT+ and VOUT−). Applying a voltage from a low-impedance source directly establishes the average output level; if left floating, it defaults to midsupply ((VCC+ + VCC−)/2). This feature enables precise alignment with ADC reference voltages and eliminates need for external level-shifting circuitry in the THS2630SDGKR signal path.
Does the THS2630SDGKR support single-supply operation?
Yes, the THS2630SDGKR supports single-supply operation from 5 V to 35 V. In this mode, VOCM defaults to VCC/2, and the input common-mode range must stay within specifications (e.g., –4.1 V to 3.8 V at ±5 V equivalent). The THS2630SDGKR maintains full AC performance including 187 MHz bandwidth and –108 dBc THD when properly biased, making it viable for portable and industrial 5 V/12 V systems.
What is the difference between THS2630SDGKR and THS2630S variants?
The THS2630SDGKR is the standard version without power-down functionality; its Pin 7 is NC (no connect). The THS2630S variant includes an active-low PD (power-down) pin at Pin 7, enabling shutdown current of 770 µA. Both share identical electrical performance, pinout (except Pin 7 function), and VSSOP-8 (DGK) packaging - so THS2630SDGKR is selected when continuous operation is required and power gating is unnecessary.
Can the THS2630SDGKR drive capacitive loads?
Yes, but with caution: the THS2630SDGKR is internally compensated for optimal bandwidth and slew rate, making it sensitive to capacitive loading >10 pF. To maintain stability, add a 20 Ω series resistor at each output (VOUT+ and VOUT−) when driving cables, ADC inputs, or filters with significant capacitance - as confirmed in TI's Figure 8-1 and application note SLOA058. This preserves phase margin and prevents ringing in the THS2630SDGKR output stage.
What package type does THS2630SDGKR use, and does it include a thermal pad?
The THS2630SDGKR uses the DGK package - an 8-pin VSSOP measuring 3 mm × 4.9 mm - which does not include an exposed thermal pad. Unlike the DGN (HVSSOP) variant, the DGK variant relies on standard PCB copper pour for thermal dissipation. Thermal resistance RθJA is 147.3°C/W; designers should use adequate ground/power plane area and thermal vias under the package body to manage junction temperature in high-quiescent-current (10.5 mA typical) operation of the THS2630SDGKR.
THS2630SDGKR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Differential
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- 75V/µs
- Gain Bandwidth Product:
- 245 MHz
- -3db Bandwidth:
- 108 MHz
- Current - Input Bias:
- 4.8 µA
- Voltage - Input Offset:
- 100 µV
- Current - Supply:
- 8.9mA
- Current - Output / Channel:
- 85 mA
- Voltage - Supply Span (Min):
- 5 V
- Voltage - Supply Span (Max):
- 35 V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSSOP
THS2630SDGKR FAQ
1.How can I place an order for THS2630SDGKR through Aetrix?
Please submit a Request for Quotation (RFQ) for THS2630SDGKR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS2630SDGKR reliable?
The price and inventory of THS2630SDGKR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS2630SDGKR is usually 5 days.
3.What payment methods are accepted for THS2630SDGKR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS2630SDGKR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS2630SDGKR?
THS2630SDGKR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS2630SDGKR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS2630SDGKR?
For technical support, including THS2630SDGKR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS2630SDGKR requirements.
6.How does Aetrix verify that THS2630SDGKR is sourced from the original manufacturer or authorized distributors?
All THS2630SDGKR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS2630SDGKR meets industry standards.
7.What is the process for return or replacement of THS2630SDGKR?
All THS2630SDGKR units undergo pre-shipment inspection (PSI). If there is an issue with THS2630SDGKR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS2630SDGKR part is unused and in its original packaging.
Return procedure for THS2630SDGKR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS2630SDGKR Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
