Texas Instruments THS3110CDR
- Part No.:
- THS3110CDR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
THS3110CDR.pdf
- Description:
- IC OPAMP CFA 1 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,996
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS3110CDR from Texas Instruments is a low-noise, high-voltage current-feedback operational amplifier optimized for video distribution and high-speed analog signal conditioning. It delivers 260 mA output drive, 1300 V/μs slew rate, 90 MHz bandwidth (G = 2), ±15 V supply operation, and features a dedicated power-down pin enabling quiescent current reduction from 4.8 mA to 270 μA - critical for multi-channel broadcast video routing systems.
For engineers reviewing the THS3110CDR datasheet, THS3110CDR pinout, THS3110CDR application, or THS3110CDR equivalent, key selection criteria include differential gain/phase performance at multiple 150 Ω loads, thermal management via PowerPAD™, SOIC-8 package compatibility with legacy video amplifier layouts, and verified NTSC/PAL video fidelity under ±15 V operation.
Technical Context
The THS3110CDR employs a current-feedback architecture with separate inverting/noninverting input current noise specifications (10 pA/√Hz and 2 pA/√Hz), enabling wide bandwidth stability with minimal gain-dependent peaking. Its transimpedance stage supports high closed-loop gain accuracy while maintaining 0.1-dB flatness up to 45 MHz at G = 2.
Power-down functionality is implemented via a referenced control pin (REF) requiring PD ≥ REF + 2 V to disable, with turn-on/turn-off delays of 4 μs and 6 μs respectively. The device operates across ±5 V to ±15 V supplies and maintains differential phase < 0.033° and differential gain < 0.013% into eight 150 Ω video loads per datasheet Figure 30 and 29.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-signal BW | 90 MHz at G = 2, RL = 100 Ω - enables full HD baseband video amplification without roll-off |
| Slew rate | 1300 V/μs at G = 2, VO = 8 VPP - supports fast transient response for composite sync pulses |
| Differential gain | 0.013% (PAL), 0.011% (NTSC) - meets SMPTE RP 168 broadcast video linearity requirements |
| Differential phase | 0.033° (PAL), 0.029° (NTSC) - preserves chroma timing integrity across multi-load distribution |
| Output current | ±260 mA into RL = 25 Ω - drives seven 75 Ω coaxial lines simultaneously with margin |
| Input voltage noise | 3 nV/√Hz - minimizes added noise in low-level analog signal chains |
| Power-down IQ | 270 μA (max) - reduces system standby power by >94% vs active mode (4.8 mA) |
Pinout & Package
THS3110CDR is housed in an 8-pin SOIC (D) package with exposed PowerPAD™ thermal pad on the underside, requiring solder connection to a PCB copper plane for thermal dissipation. Pin 1 is NC; pins 2–5 are VIN−, VIN+, VS−, and VS+; pin 6 is VOUT; pins 7–8 are NC and PD (power-down control).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | No internal connection | Unused; must remain unconnected or grounded per layout guidelines |
| Pin 2 | Inverting input | Current-input node for feedback network; high impedance (41 MΩ) but low current noise |
| Pin 3 | Noninverting input | Current-input node; 2-pA/√Hz noise, 0.4 pF capacitance for stable high-frequency operation |
| Pin 4 | Negative supply | Connects to VS− rail; supports ±5 V to ±15 V dual-supply operation |
| Pin 5 | Positive supply | Connects to VS+ rail; decoupling required within 1 cm for RF stability |
| Pin 6 | Output | Capable of ±13.4 V swing into 100 Ω; drives 75 Ω transmission lines directly |
| Pin 7 | No internal connection | Unused; no internal bond wire; may be left floating or grounded |
| Pin 8 | Power-down control | Active-high logic input; defaults ON if unconnected; requires REF pin reference |
Key Features
| Feature | Design Value |
|---|---|
| Power-down function | Reduces quiescent current to 270 μA, enabling dynamic channel shutdown in multi-amplifier video routers |
| 75 Ω video drive | Optimized output stage delivers specified differential gain/phase into standard broadcast video loads |
| Current-feedback topology | Provides constant bandwidth vs gain setting - 90 MHz at G = 2, 66 MHz at G = 10 |
| PowerPAD™ thermal enhancement | Low θJC (38.3°C/W) enables 1.05 W dissipation at TA = +25°C with proper PCB copper area |
| Wide supply range | Operates from ±5 V to ±15 V - supports both portable and rack-mounted broadcast equipment rails |
Applications
| Video Distribution Amplifier | High-Speed Pin Driver |
|---|---|
Use Scenario: Distributing one composite video source to eight 75 Ω coaxial outputs in broadcast switchers. IC Role / Device Role / Timing Role: Current-feedback op-amp configured as unity-gain buffer with 75 Ω back-termination. Use Value: Maintains 0.013% differential gain and 0.033° differential phase across all eight loads per Figure 29–30. | Use Scenario: Driving high-capacitance LCD column electrodes in industrial display controllers. IC Role / Device Role / Timing Role: High-current, low-settling-time driver for fast pixel charging. Use Value: 260 mA sourcing/sinking capability and 8 ns rise/fall time enable sub-100 ns pixel updates. |
| Capacitive Load Driver | Power FET Gate Driver |
Use Scenario: Buffering DAC outputs into >1000 pF capacitive DAC reference nodes. IC Role / Device Role / Timing Role: Stable high-Z output stage with RISO compensation support. Use Value: Datasheet Figure 8 specifies RISO values for 10–100 pF loads, ensuring monotonic step response. | Use Scenario: Driving parallel MOSFET gates in motor control H-bridges with fast switching. IC Role / Device Role / Timing Role: High-slew-rate voltage driver with 1300 V/μs edge speed. Use Value: Reduces gate charge time versus standard op-amps, cutting switching losses in PWM stages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed current-feedback amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS3111CDR | No power-down pin; identical AC/DC specs except PD functionality omitted | Preferred where always-on operation eliminates need for control logic | Select THS3111CDR when power-down sequencing adds complexity or cost |
| LMH6702MA/NOPB | Higher 1.7 GHz GBW but lower output current (120 mA); no integrated power-down | Better for RF IF amplification; insufficient for multi-load video drive | Choose LMH6702MA/NOPB only for single-load, high-frequency (>100 MHz) small-signal gain |
Compared with THS3111CDR and LMH6702MA/NOPB, THS3110CDR uniquely combines multi-load video drive capability, integrated power-down, and SOIC-8 PowerPAD™ packaging - making it the only option supporting broadcast-grade distribution with dynamic channel management.
Availability
THS3110CDR is available at Aetrix Electronics and suitable for video distribution amplifiers, high-speed pin drivers, and capacitive load buffering requiring stable component supply across industrial temperature ranges (–40°C to +85°C).
Supply support for THS3110CDR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets.
The THS3110 product line targets high-fidelity analog signal distribution in broadcast video, test equipment, and high-speed data acquisition - emphasizing low distortion, thermal robustness, and multi-load drive capability.
FAQ
What is the maximum number of 75 Ω video loads the THS3110CDR can drive while maintaining SMPTE-compliant differential phase?
The THS3110CDR maintains differential phase ≤ 0.033° into up to eight 150 Ω loads (equivalent to sixteen 75 Ω loads in parallel configuration) per Figure 30 of the SLOS422E datasheet. For strict 75 Ω point-to-point distribution, design for ≤ seven loads to retain margin against PCB trace impedance variation and connector tolerances - confirmed by THS3110CDR test conditions specifying RL = 150 Ω with worst-case ±100 IRE ramp.
Does the THS3110CDR require external compensation when driving 100 pF capacitive loads?
Yes, the THS3110CDR requires external series isolation resistance (RISO) when driving >50 pF capacitive loads. Per Figure 8 in the SLOS422E datasheet, a 54.9 Ω RISO is recommended for 100 pF loads with G = 5 and RL = 100 Ω. Omitting RISO risks peaking and instability - the THS3110CDR's current-feedback architecture remains stable only with proper RISO selection per capacitive load value.
How does the power-down feature of the THS3110CDR affect settling time during wake-up?
The THS3110CDR exhibits 4 μs turn-on time delay (to 90% of final output) and 6 μs turn-off delay (to 10% of final output) per Section 6.7 of the SLOS422E datasheet. During wake-up, full small-signal bandwidth (90 MHz) and slew rate (1300 V/μs) are restored within this window - no additional settling penalty applies beyond these fixed delays, as verified under VS = ±15 V, G = 2 conditions.
Can the THS3110CDR operate from a single +30 V supply instead of dual ±15 V rails?
Yes, the THS3110CDR supports single-supply operation from +10 V to +30 V per Recommended Operating Conditions table. At +30 V, the input common-mode range extends to +12.5 V (min), and output swing reaches +12 V (min) into 100 Ω. However, differential gain/phase data in the datasheet is characterized only for dual-supply ±15 V and ±5 V - single-supply performance must be validated per application, especially for video DC restoration.
What thermal design considerations apply to the THS3110CDR's PowerPAD™ in SOIC-8 packaging?
The THS3110CDR's PowerPAD™ requires solder connection to a minimum 1-inch² copper pour on the PCB's inner or outer layer to achieve θJA = 95°C/W and sustain 1.05 W at TA = +25°C. Per Dissipation Ratings Table, failure to thermally connect the PowerPAD™ raises junction temperature beyond +125°C under 260 mA load - risking parametric shift or long-term reliability loss. TI Technical Brief SLMA002 provides layout guidelines for optimal thermal conduction.
THS3110CDR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Current Feedback
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 1300V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 100 MHz
- Current - Input Bias:
- 1.5 µA
- Voltage - Input Offset:
- 3 mV
- Current - Supply:
- 4.8mA
- Current - Output / Channel:
- 260 mA
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 30 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
THS3110CDR FAQ
1.How can I place an order for THS3110CDR through Aetrix?
Please submit a Request for Quotation (RFQ) for THS3110CDR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS3110CDR reliable?
The price and inventory of THS3110CDR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS3110CDR is usually 5 days.
3.What payment methods are accepted for THS3110CDR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS3110CDR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS3110CDR?
THS3110CDR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS3110CDR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS3110CDR?
For technical support, including THS3110CDR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS3110CDR requirements.
6.How does Aetrix verify that THS3110CDR is sourced from the original manufacturer or authorized distributors?
All THS3110CDR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS3110CDR meets industry standards.
7.What is the process for return or replacement of THS3110CDR?
All THS3110CDR units undergo pre-shipment inspection (PSI). If there is an issue with THS3110CDR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS3110CDR part is unused and in its original packaging.
Return procedure for THS3110CDR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS3110CDR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
