Texas Instruments THS3122CDDARG3
- Part No.:
- THS3122CDDARG3
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Datasheet:
-
THS3122CDDARG3.pdf
- Description:
- IC OPAMP CFA 2 CIRC 8SOPWRPAD
- Quantity:
- Payment:

- Shipping:

Inventory:4,205
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS3122CDDARG3 from Texas Instruments is a dual-channel, bipolar-input current feedback amplifier optimized for high-output-current, low-distortion video and instrumentation signal conditioning. It delivers 450 mA output drive, 128-MHz –3-dB bandwidth (RL = 50 Ω, RF = 470 Ω), 1550-V/µs slew rate (G = 2), 2.2-nV/√Hz voltage noise, and ±15-V dual-supply operation - enabling robust driving of four serially-terminated 75-Ω video lines with <0.01% differential gain error.
For engineers reviewing the THS3122CDDARG3 datasheet, THS3122CDDARG3 pinout, THS3122CDDARG3 application, or THS3122CDDARG3 equivalent, key selection criteria include its SOIC-8 PowerPAD™ package thermal performance, dual-channel current-feedback architecture, 2.9-pA/√Hz noninverting input current noise, shutdown-incompatible design (no SHUTDOWN/REF pins), and suitability for wide-swing line driver and piezo actuator interfaces requiring >26-VPP output into 50 Ω.
Technical Context
The THS3122CDDARG3 implements a current feedback topology with high-impedance noninverting inputs and low-impedance inverting inputs, enabling stable gain-setting via feedback resistor networks independent of closed-loop gain. Its transimpedance open-loop gain exceeds 1 MΩ, supporting fast settling (64 ns to 0.1%) and wide full-power bandwidth (64 MHz at ±15 V, 20 VPP).
Designed for bipolar supply operation (±5 V to ±15 V), it features rail-to-rail output swing capability (13.3 VPP into 50 Ω at ±15 V), low input offset voltage (±25 mV max), and excellent common-mode rejection (67 dB typ at ±15 V), making it suitable for precision DC-coupled signal paths where dynamic range and harmonic integrity are critical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Bandwidth (–3 dB) | 128 MHz at G = 2, RL = 50 Ω, RF = 470 Ω - supports HD video baseband and fast pulse amplification without phase roll-off. |
| Slew Rate | 1550 V/µs at G = 2, RL = 50 Ω - enables faithful reproduction of >10-V step signals with minimal distortion in high-speed test equipment. |
| Voltage Noise | 2.2 nV/√Hz at 10 kHz - ensures minimal added noise in low-level sensor signal chains and precision instrumentation front-ends. |
| Output Current Drive | 450 mA continuous - drives heavy reactive loads (e.g., piezoelectric actuators, long coaxial cables) without clipping or thermal foldback. |
| Differential Gain Error | 0.01% at NTSC/PAL, 40 IRE modulation - meets broadcast-grade video distribution requirements for color fidelity. |
| Supply Voltage Range | ±5 V to ±15 V dual supply - accommodates legacy industrial systems and high-dynamic-range analog signal processing rails. |
| Total Harmonic Distortion | –80 dBc at 1 MHz, 2 VPP, G = 2 - maintains spectral purity in RF IF stages and high-fidelity audio line drivers. |
Pinout & Package
THS3122CDDARG3 is housed in an 8-pin SOIC PowerPAD™ (DDA) package with exposed thermal pad on underside, requiring PCB copper pour connection for thermal management. Package dimensions: 4.89 mm × 3.90 mm × 1.75 mm (height), JEDEC MS-012AC compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 IN+ | Noninverting input, Channel 1 | High-impedance node (1.5 MΩ) for reference-side signal injection; sets gain polarity and common-mode range. |
| 1 IN− | Inverting input, Channel 1 | Low-impedance node (15 Ω) accepting feedback network; dominates loop stability and bandwidth control. |
| 1 OUT | Output, Channel 1 | Capable of ±13.3 V swing into 50 Ω; requires external feedback resistor (e.g., 470 Ω) for G = 2 configuration. |
| VCC− | Negative power supply | Connects to system ground or negative rail; must be decoupled with ≥0.1 µF ceramic capacitor near pin. |
| VCC+ | Positive power supply | Accepts up to +15 V; supplies both channels; shared supply rejection ratio is 69 dB (typ) at ±15 V. |
| 2 IN+ | Noninverting input, Channel 2 | Independent high-Z input identical to Pin 1 IN+; enables dual-path signal conditioning without crosstalk degradation (–67 dBc). |
| 2 IN− | Inverting input, Channel 2 | Independent low-Z input identical to Pin 2 IN−; supports separate feedback networks per channel. |
| 2 OUT | Output, Channel 2 | Matches Channel 1 output specs; supports simultaneous dual-channel video distribution or stereo line driving. |
Key Features
| Feature | Design Value |
|---|---|
| Low-noise current feedback architecture | 2.2-nV/√Hz voltage noise + 2.9-pA/√Hz noninverting current noise enables high-gain, low-distortion signal amplification without cascaded noise penalty. |
| High-output-current drive | 450 mA continuous output sustains 26-VPP into 50 Ω loads - eliminates need for external buffer stages in video line drivers and motor gate drivers. |
| Wide supply range compatibility | Operates from ±5 V to ±15 V dual supply - simplifies integration into mixed-voltage systems and legacy test equipment with fixed rail voltages. |
| Video-optimized distortion performance | 0.01% differential gain error and 0.011° differential phase error meet SMPTE/ITU-R BT.601 broadcast standards for composite video distribution. |
| Thermally enhanced SOIC PowerPAD™ | DDA package's exposed thermal pad reduces θJA to 67°C/W - allows sustained 450-mA output without derating at +70°C ambient. |
Applications
| Video Distribution | Instrumentation Signal Conditioning |
|---|---|
Use Scenario: Driving four 75-Ω serially terminated SD/HD video lines from a single source in broadcast routing switchers. IC Role / Device Role / Timing Role: Dual-channel current feedback amplifier providing matched gain, low crosstalk, and DC-coupled output swing. Use Value: Maintains <0.01% differential gain error and –80 dBc THD at 1 MHz, eliminating color shift and ghosting in multi-monitor displays. |
Use Scenario: Amplifying low-level sensor outputs (e.g., strain gauge bridges, thermopile detectors) before ADC sampling. IC Role / Device Role / Timing Role: Low-noise, high-slew-rate gain stage preserving signal integrity across 100-kHz bandwidth. Use Value: 2.2-nV/√Hz input voltage noise and 67-dB CMRR ensure >90-dB SNR in 24-bit precision measurement systems. |
| High-Speed Line Drivers | Piezo Actuator Drivers |
Use Scenario: Transmitting fast digital pulses over long coaxial cables in automated test equipment (ATE) stimulus modules. IC Role / Device Role / Timing Role: Wide-bandwidth, high-output-current driver compensating cable capacitance-induced roll-off. Use Value: 1550-V/µs slew rate and 128-MHz bandwidth enable clean 10-ns edge transmission over 10-m RG-58 cable. |
Use Scenario: Driving high-capacitance piezoelectric positioners in semiconductor wafer probers and AFM scanners. IC Role / Device Role / Timing Role: High-current, high-voltage swing amplifier delivering precise charge/discharge waveforms. Use Value: 450-mA peak current and ±13.3-V output swing into 100-nF loads achieve sub-microsecond step response with <1% overshoot. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel current feedback amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS3122CD | Same silicon, SOIC-8 (D) package without PowerPAD™ thermal enhancement; θJA = 95°C/W vs 67°C/W for DDA. | Limited to lower continuous output current (≤300 mA) in compact layouts due to higher junction temperature rise. | Select THS3122CD only when board space prohibits thermal pad use and peak load duration is short. |
| THS3202DR | Lower noise (1.6-nV/√Hz), lower output current (250 mA), no PowerPAD™; SOIC-8 package; 220-MHz bandwidth. | Better for ultra-low-noise preamp stages but unsuitable for 50-Ω video or piezo loads requiring >350 mA. | Choose THS3202DR when voltage noise dominates system SNR budget and output load ≤150 Ω. |
Compared with THS3122CD and THS3202DR, THS3122CDDARG3 uniquely balances high output current (450 mA), low voltage noise (2.2 nV/√Hz), and thermally robust PowerPAD™ packaging - making it the only option among the three capable of sustained 26-VPP output into 50 Ω at +70°C ambient without derating.
Availability
THS3122CDDARG3 is available at Aetrix Electronics and suitable for video distribution systems, precision instrumentation signal chains, and high-speed line driver designs requiring stable component supply, consistent parametric performance, and long-term production continuity.
Supply support for THS3122CDDARG3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-speed amplifier design and manufacturing.
The THS312x product line was engineered specifically for demanding video, instrumentation, and high-current line driver applications where low noise, wide bandwidth, and robust output drive must coexist - addressing limitations of traditional voltage-feedback op-amps in heavy-load scenarios.
FAQ
What is the maximum safe continuous output current for THS3122CDDARG3?
The THS3122CDDARG3 is rated for 450 mA continuous output current per channel under recommended operating conditions (TA ≤ +70°C, proper thermal pad connection). Absolute maximum rating is 550 mA, but sustained operation above 450 mA risks thermal overload unless board-level heatsinking exceeds 67°C/W θJA. The THS3122CDDARG3 datasheet specifies 440 mA typical drive into 25 Ω at ±15 V, confirming its capability to deliver full-rated current without clipping.
Does THS3122CDDARG3 support single-supply operation?
No, THS3122CDDARG3 is designed exclusively for dual-supply operation from ±5 V to ±15 V. It lacks rail-to-rail input common-mode range below the negative rail and does not specify performance for single-supply configurations. Attempting single-supply use (e.g., 0 V and +15 V) violates the absolute maximum rating for input voltage (–VCC to +VCC) and risks latch-up or degraded distortion performance. For single-supply applications, consider TI's THS3491 or OPA695 alternatives.
What is the purpose of the exposed thermal pad on the THS3122CDDARG3 DDA package?
The exposed thermal pad on the THS3122CDDARG3 DDA package serves as the primary thermal conduction path from the die to the PCB, reducing junction-to-ambient thermal resistance (θJA) from 95°C/W (standard SOIC) to 67°C/W. It must be soldered to a solid copper pour connected to internal ground or power planes; failure to do so causes junction temperature to exceed 150°C under 450-mA load, triggering permanent damage. TI Technical Brief SLMA002 provides layout guidelines for optimal thermal pad implementation.
Can THS3122CDDARG3 replace THS3125 in existing designs?
No, THS3122CDDARG3 cannot directly replace THS3125 because it lacks SHUTDOWN and REF pins - the THS3125 uses a 14-pin HTSSOP package with power-down functionality, while THS3122CDDARG3 is an 8-pin SOIC PowerPAD™ device with fixed-on operation. Pin count, pinout, and feature set are incompatible. Board redesign is required to substitute THS3122CDDARG3 for THS3125, and vice versa; they belong to the same family but serve distinct functional roles.
What feedback resistor value is recommended for G = 2 configuration with THS3122CDDARG3?
For a noninverting gain of 2, TI recommends RF = 470 Ω with RL = 50 Ω in the THS3122CDDARG3 datasheet (SLOS382E, Section 7.4). This combination achieves 128-MHz –3-dB bandwidth and –80 dBc THD at 1 MHz. Using RF = 470 Ω also balances stability margin and noise gain; lower values risk instability, while higher values degrade bandwidth and increase thermal noise. Layout must minimize parasitic capacitance at the inverting input (Pin 2) to preserve specified performance.
THS3122CDDARG3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Current Feedback
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 1550V/µs
- Gain Bandwidth Product:
- 138 MHz
- -3db Bandwidth:
- 160 MHz
- Current - Input Bias:
- 6 µA
- Voltage - Input Offset:
- 4.4 mV
- Current - Supply:
- 8.4mA (x2 Channels)
- Current - Output / Channel:
- 440 mA
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 30 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO PowerPad
THS3122CDDARG3 FAQ
1.How can I place an order for THS3122CDDARG3 through Aetrix?
Please submit a Request for Quotation (RFQ) for THS3122CDDARG3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS3122CDDARG3 reliable?
The price and inventory of THS3122CDDARG3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS3122CDDARG3 is usually 5 days.
3.What payment methods are accepted for THS3122CDDARG3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS3122CDDARG3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS3122CDDARG3?
THS3122CDDARG3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS3122CDDARG3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS3122CDDARG3?
For technical support, including THS3122CDDARG3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS3122CDDARG3 requirements.
6.How does Aetrix verify that THS3122CDDARG3 is sourced from the original manufacturer or authorized distributors?
All THS3122CDDARG3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS3122CDDARG3 meets industry standards.
7.What is the process for return or replacement of THS3122CDDARG3?
All THS3122CDDARG3 units undergo pre-shipment inspection (PSI). If there is an issue with THS3122CDDARG3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS3122CDDARG3 part is unused and in its original packaging.
Return procedure for THS3122CDDARG3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS3122CDDARG3 Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

