My Inquiry
My Account
Texas Instruments THS3125CDRG4
- Part No.:
- THS3125CDRG4
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
THS3125CDRG4.pdf
- Description:
- IC OPAMP CFA 2 CIRCUIT 14SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,314
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS3125CDRG4 from Texas Instruments is a dual-channel, low-noise, high-speed current feedback amplifier optimized for heavy-load video and instrumentation signal conditioning. It delivers 450 mA output current drive, 128-MHz –3-dB bandwidth (RL = 50 Ω), 1550-V/µs slew rate (G = 2), and 2.2-nV/√Hz input voltage noise - enabling precise differential gain/phase performance (<0.01% / 0.011°) in 75-Ω serially terminated video lines.
For engineers reviewing the THS3125CDRG4 datasheet, THS3125CDRG4 pinout, THS3125CDRG4 application, or THS3125CDRG4 equivalent, key selection criteria include shutdown-enabled power management (370 µA quiescent per channel), bipolar input architecture, HTSSOP-14 PowerPAD™ thermal performance (3.3 W rating), and verified operation across ±5 V to ±15 V dual supplies.
Technical Context
The THS3125CDRG4 implements a current feedback topology with high-impedance noninverting inputs and low-impedance inverting inputs, enabling wide bandwidth independent of closed-loop gain. Its bipolar input stage provides symmetrical input bias currents (2–3 µA) and low offset drift (10 µV/°C), supporting precision DC-coupled applications.
It features an integrated REF pin that sets the shutdown threshold relative to supply rails (Enable: REF + 0.8 V; Disable: REF + 2 V), allowing flexible power-down control without external reference circuitry. The SHUTDOWN pin is active-low logic referenced to REF, not ground - a critical distinction for system-level interface design.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Bandwidth (–3 dB) | 128 MHz at G = 2, RL = 50 Ω, ±15 V - supports full HD video baseband and fast pulse amplification without gain-dependent roll-off. |
| Slew Rate | 1550 V/µs at G = 2, RL = 50 Ω - enables clean reproduction of >10-VPP transient signals with minimal distortion. |
| Voltage Noise | 2.2 nV/√Hz at 10 kHz - ensures minimal added noise in low-amplitude sensor signal chains and high-gain stages. |
| Output Current | 440 mA typical at ±15 V, RL = 25 Ω - drives demanding loads including piezo actuators, motor windings, and multiple 50-Ω transmission lines. |
| Shutdown Current | 370 µA per channel at ±5 V to ±15 V - reduces system standby power by >95% versus active mode (8.4 mA). |
| Input Offset Voltage | ±25 mV max over full temperature range - supports DC-coupled applications requiring moderate baseline accuracy without trimming. |
| Common-Mode Range | ±12.7 V at ±15 V supplies - accommodates rail-to-rail input signals in industrial analog front-ends. |
Pinout & Package
THS3125CDRG4 is housed in a 14-pin HTSSOP PowerPAD™ package (5.00 mm × 4.40 mm), featuring an exposed thermal pad on the underside for enhanced heat dissipation (θJA = 37.5°C/W). The PowerPAD must be soldered to a PCB copper plane for reliable operation at full output current.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 IN+ | Noninverting input, Channel 1 | High-impedance node (1.5 MΩ) for signal injection; common-mode range extends to ±12.7 V at ±15 V supplies. |
| 1 IN− | Inverting input, Channel 1 | Low-impedance current-summing node (15 Ω); requires matched feedback network for stability and gain accuracy. |
| 1 OUT | Output, Channel 1 | Capable of ±13.3 V swing into 50 Ω; delivers up to 440 mA with <0.01% differential gain error in video systems. |
| VCC− | Negative supply rail | Accepts –5 V to –15 V; must be decoupled locally with ≥1 µF ceramic capacitor near the pin. |
| N/C (Pins 5, 7, 8, 10) | No internal connection | Not bonded; must remain unconnected and unstubbed to avoid parasitic coupling or EMI susceptibility. |
| REF | Shutdown reference voltage | Defines SHUTDOWN threshold; internally biased to VCC−; externally tied to ground or mid-supply to set enable/disable voltages. |
| VCC+ | Positive supply rail | Accepts +5 V to +15 V; shares same decoupling requirements as VCC−; total supply range ≤33 V. |
| 2 OUT | Output, Channel 2 | Independent output with identical specs to Channel 1; crosstalk <–67 dBc at 1 MHz enables dual-channel isolation. |
| 2 IN− | Inverting input, Channel 2 | Electrically isolated from Channel 1; supports independent feedback networks for mixed-gain configurations. |
| 2 IN+ | Noninverting input, Channel 2 | Same input structure as 1 IN+; channel offset matching ≤4 mV enables precision differential signal processing. |
| SHUTDOWN | Power-down control input | Active-low logic referenced to REF; drives device into low-current state when pulled >REF + 2 V (disable threshold). |
Key Features
| Feature | Design Value |
|---|---|
| Low-noise bipolar input stage | 2.2-nV/√Hz voltage noise + 2.9-pA/√Hz noninverting current noise enables high-fidelity signal amplification without degrading SNR. |
| Current feedback architecture | Bandwidth remains stable across gain settings (e.g., 128 MHz at G = 2 vs. 160 MHz at G = 1), simplifying multi-gain system design. |
| Integrated shutdown with REF pin | Eliminates need for external voltage dividers or references; REF pin allows adaptive threshold setting across varying supply conditions. |
| HTSSOP PowerPAD™ thermal package | 3.3 W power dissipation rating (θJA = 37.5°C/W) supports continuous 450-mA output into 50-Ω loads without derating. |
| Video-optimized distortion performance | –80 dBc THD at 2 VPP, 1 MHz and <0.011° differential phase error meet broadcast-grade NTSC/PAL requirements. |
Applications
| Video Distribution | Instrumentation Signal Conditioning |
|---|---|
Use Scenario: Driving four 75-Ω serially terminated SD/HD video lines from a single source with minimal gain/phase mismatch. IC Role / Device Role / Timing Role: Dual-channel current feedback amplifier providing simultaneous buffered, low-distortion outputs with matched gain and delay. Use Value: Achieves <0.01% differential gain error and <0.011° phase error - meeting SMPTE RP 168 and ITU-R BT.601 compliance thresholds. |
Use Scenario: Amplifying low-level sensor outputs (e.g., strain gauges, thermopiles) before ADC sampling in portable test equipment. IC Role / Device Role / Timing Role: High-slew, low-noise gain block preserving signal integrity across DC to 10 MHz bandwidth. Use Value: 2.2-nV/√Hz noise floor and 10 µV/°C offset drift ensure sub-16-bit effective resolution without calibration. |
| Piezo Actuator Driver | High-Current Line Driver |
Use Scenario: Generating fast, high-voltage waveforms (±12 V, 100 kHz) to drive piezoelectric transducers in ultrasonic imaging systems. IC Role / Device Role / Timing Role: High-output-current voltage amplifier delivering controlled charge/discharge pulses with minimal settling time. Use Value: 1550-V/µs slew rate and 440-mA peak current enable <64 ns settling to 0.1%, reducing image acquisition latency. |
Use Scenario: Transmitting analog signals over long cables (e.g., 100 m twisted pair) in industrial PLC I/O modules. IC Role / Device Role / Timing Role: Robust line driver compensating for cable capacitance and termination mismatch. Use Value: 450-mA drive capability maintains >12 VPP into 100 Ω + 1000 pF load, ensuring signal fidelity at 10 MHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed current feedback amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS3122CD | No shutdown function; SOIC-8 package (θJA = 95°C/W); 7.2 mA quiescent current per channel. | Lacks power-gating capability; unsuitable for battery-powered or duty-cycled systems requiring low standby current. | Select when board space is constrained and continuous operation is required; verify thermal margin with D-8 package. |
| THS3095ID | Single-channel, FET-input, 210-MHz bandwidth, 4700-V/µs slew rate; no REF/SHUTDOWN pins. | Higher speed but higher voltage noise (7.5 nV/√Hz); lacks dual-channel integration and programmable shutdown. | Select for ultra-high-speed single-ended pulse amplification where noise floor is secondary to bandwidth/slew rate. |
Compared with THS3122CD and THS3095ID, the THS3125CDRG4 uniquely combines dual-channel integration, 370-µA shutdown current, and bipolar-input low-noise performance - making it optimal for space-constrained, power-aware video and instrumentation designs requiring matched channel behavior.
Availability
THS3125CDRG4 is available at Aetrix Electronics and suitable for video distribution, instrumentation signal conditioning, piezo actuator driving, and high-current line driving applications requiring stable component supply, consistent parametric performance, and long-term production continuity.
Supply support for THS3125CDRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-performance amplifier design and manufacturing.
The THS3125CDRG4 belongs to TI's THS312x family of low-noise, high-output-current current feedback amplifiers - engineered specifically for video, test equipment, and precision analog systems demanding wide bandwidth, heavy-load drive, and low distortion.
FAQ
What is the maximum safe operating supply voltage for THS3125CDRG4?
The THS3125CDRG4 supports dual supplies from ±5 V to ±15 V, with absolute maximum rating of 33 V between VCC+ and VCC−. Exceeding ±15 V risks exceeding the input common-mode range (±12.7 V) and may cause latch-up or permanent damage. For single-supply operation, use 10 V to 30 V with appropriate level-shifting at inputs and outputs. Always observe the recommended operating conditions in Section 7.3 of the datasheet.
How does the REF pin affect THS3125CDRG4 shutdown behavior?
The REF pin sets the reference voltage for the SHUTDOWN pin threshold: device enables when SHUTDOWN < REF + 0.8 V and disables when SHUTDOWN > REF + 2 V. By default, REF connects internally to VCC−, so grounding REF makes SHUTDOWN active-low referenced to ground. Tying REF to mid-supply enables rail-referenced control. Incorrect REF biasing causes undefined shutdown states - always verify REF voltage during power-up sequencing.
Can THS3125CDRG4 drive a 50-Ω load with 20-VPP output?
No - the THS3125CDRG4 delivers up to 26-VPP into 50 Ω only under specific conditions (G = 2, ±15 V supplies), but this exceeds its safe operating area at full current. At 20-VPP into 50 Ω, output current reaches 400 mA, which is within spec, but thermal limits require proper PowerPAD soldering and PCB copper area. Derate output swing above 13.3 VPP into 50 Ω if ambient temperature exceeds +25°C or airflow is restricted.
Is THS3125CDRG4 pin-compatible with THS3122CD?
No - THS3125CDRG4 uses a 14-pin HTSSOP (PWP) package with dedicated REF and SHUTDOWN pins, while THS3122CD uses an 8-pin SOIC (D) package with no shutdown functionality. Pin counts, layouts, and functions differ fundamentally. Migration requires PCB redesign, new layout, and validation of thermal and signal-integrity performance in the PWP package.
What is the typical crosstalk between channels in THS3125CDRG4?
THS3125CDRG4 exhibits –67 dBc crosstalk at 1 MHz with G = 2 and VO = 2 VPP, measured between channels under standard test conditions (VCC = ±5 V or ±15 V). This level of isolation supports independent dual-channel operation in applications like stereo audio buffering or differential signal generation, provided proper PCB layout practices (separate ground planes, minimized shared traces) are followed to avoid coupling degradation.
THS3125CDRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Current Feedback
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 1550V/µs
- Gain Bandwidth Product:
- 138 MHz
- -3db Bandwidth:
- 160 MHz
- Current - Input Bias:
- 6 µA
- Voltage - Input Offset:
- 4.4 mV
- Current - Supply:
- 8.4mA (x2 Channels)
- Current - Output / Channel:
- 440 mA
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 30 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
THS3125CDRG4 FAQ
1.How can I place an order for THS3125CDRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for THS3125CDRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS3125CDRG4 reliable?
The price and inventory of THS3125CDRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS3125CDRG4 is usually 5 days.
3.What payment methods are accepted for THS3125CDRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS3125CDRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS3125CDRG4?
THS3125CDRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS3125CDRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS3125CDRG4?
For technical support, including THS3125CDRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS3125CDRG4 requirements.
6.How does Aetrix verify that THS3125CDRG4 is sourced from the original manufacturer or authorized distributors?
All THS3125CDRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS3125CDRG4 meets industry standards.
7.What is the process for return or replacement of THS3125CDRG4?
All THS3125CDRG4 units undergo pre-shipment inspection (PSI). If there is an issue with THS3125CDRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS3125CDRG4 part is unused and in its original packaging.
Return procedure for THS3125CDRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS3125CDRG4 Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
