Texas Instruments THS4021CDGN
- Part No.:
- THS4021CDGN
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
THS4021CDGN.pdf
- Description:
- IC OPAMP VFB 1 CIRCUIT 8HVSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS4021CDGN from Texas Instruments is a single-channel, ultra-low-noise (1.2 nV/√Hz), high-speed voltage-feedback operational amplifier optimized for gain ≥10 V/V stable operation. It delivers 290 MHz small-signal bandwidth, 470 V/µs slew rate, and 30 ns 0.1% settling time at G = 10, enabling precision signal conditioning in ultrasound front-ends and source measurement units.
For engineers reviewing the THS4021CDGN datasheet, THS4021CDGN pinout, THS4021CDGN application, or THS4021CDGN equivalent, this device is selected for low-distortion, wide-supply-range (±4.5 V to ±16 V), high-output-drive (200 mA) analog signal paths requiring sub-1.5 nV/√Hz noise and stable ≥10× gain configuration.
Technical Context
The THS4021CDGN employs a voltage-feedback architecture with internal compensation tailored for stability at closed-loop gains of 10 V/V and above - eliminating need for external compensation networks. Its offset nulling pins (Pins 1 & 8) enable precise DC calibration in high-gain sensor interfaces.
Designed for demanding AC performance, it achieves –68 dBc THD at 1 MHz (RL = 150 Ω), supports dual- or single-supply operation (±4.5 V to ±16 V or +9 V to +32 V), and maintains 1.2 nV/√Hz input voltage noise across >10 kHz - critical for preserving SNR in wideband medical and test equipment signal chains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage noise | 1.2 nV/√Hz @ f > 10 kHz - enables high-fidelity amplification of microvolt-level signals without degrading system SNR. |
| Small-signal BW | 290 MHz @ G = 10, ±15 V - supports full-bandwidth imaging and fast transient capture in ultrasound and SMU applications. |
| Slew rate | 470 V/µs @ ±15 V - ensures faithful reproduction of fast-rising edges (e.g., pulsed excitation signals) without slew-induced distortion. |
| Settling time | 30 ns to 0.1% @ G = –10 - meets timing-critical requirements in automated test equipment and high-speed data acquisition. |
| Output drive | 200 mA @ ±15 V, RL = 10 Ω - directly drives low-impedance loads (e.g., coaxial cables, ADC drivers) without external buffers. |
| THD | –68 dBc @ 1 MHz, VO(pp) = 2 V, RL = 150 Ω - preserves spectral purity in high-frequency signal generation and analysis. |
| Supply range | ±4.5 V to ±16 V dual supply - accommodates legacy industrial rails and modern low-voltage systems via flexible biasing. |
Pinout & Package
THS4021CDGN is housed in an 8-pin HVSSOP (DGN) package with exposed thermal pad, optimized for high-frequency layout and thermal dissipation in compact PCB designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN– (Pin 2) | Inverting input | Primary feedback node for closed-loop configurations; requires matched trace length and impedance for optimal phase margin. |
| IN+ (Pin 3) | Noninverting input | High-impedance sensor or reference input; sensitive to parasitic capacitance - keep routing short and guarded. |
| OUT (Pin 6) | Amplifier output | Capable of sourcing/sinking up to 200 mA; requires local 0.1 µF bypass capacitor and controlled-impedance routing to load. |
| NULL (Pins 1 & 8) | Offset null adjustment | Connect external 10-kΩ potentiometer between Pins 1/8 with wiper to VCC– to trim input offset voltage to <0.5 mV. |
| VCC+ (Pin 7) | Positive power supply | Must be decoupled with 0.1 µF ceramic + 4.7 µF tantalum near package; shared rail with other high-speed ICs requires isolation. |
| VCC– (Pin 4) | Negative power supply | Low-impedance return path essential; connect directly to ground plane under thermal pad for thermal and EMI performance. |
| NC (Pin 5) | No connection | Internally unconnected; must remain floating - no trace or copper pour should contact this pad. |
Key Features
| Feature | Design Value |
|---|---|
| Gain stability | Guaranteed stable at closed-loop gains ≥10 V/V - eliminates need for external compensation components in fixed-gain instrumentation stages. |
| Offset nulling | Dedicated NULL pins (1 & 8) allow trimming of input offset voltage to ≤0.5 mV - critical for DC-coupled, high-gain medical front-ends. |
| Low distortion | –68 dBc THD at 1 MHz enables accurate signal synthesis and measurement in power quality analyzers and SMUs without post-processing correction. |
| Wide supply range | Operates from ±4.5 V to ±16 V - supports both legacy ±15 V systems and newer low-power ±5 V designs without redesign. |
| High output current | 200 mA drive capability allows direct interface to 50 Ω or 75 Ω transmission lines and low-RL ADC drivers - reduces BOM count. |
Applications
| Ultrasound Scanner Front-End | Source Measurement Unit (SMU) |
|---|---|
Use Scenario: Amplifying weak RF echo signals from piezoelectric transducers after time-gain compensation (TGC). IC Role / Device Role / Timing Role: Low-noise, high-bandwidth gain stage in analog beamformer channel. Use Value: 1.2 nV/√Hz input voltage noise preserves dynamic range for detecting sub-millimeter tissue boundaries. |
Use Scenario: Precision voltage/current sourcing and sensing in semiconductor parametric testers. IC Role / Device Role / Timing Role: High-slew-rate output driver and feedback amplifier in force-sense loop. Use Value: 470 V/µs slew rate enables <100 ns step response for rapid IV curve tracing at wafer probe stations. |
| Power Quality Meter Signal Chain | High-Speed Data Acquisition Preconditioning |
Use Scenario: Conditioning 50/60 Hz fundamental and harmonic content up to 3 kHz in Class A PQ meters. IC Role / Device Role / Timing Role: Anti-aliasing filter driver and programmable gain amplifier before sigma-delta ADC. Use Value: –68 dBc THD at 1 MHz ensures accurate harmonic distortion measurement up to 50th order without aliasing artifacts. |
Use Scenario: Buffering and level-shifting sensor outputs (e.g., strain gauges, accelerometers) into high-speed ADCs. IC Role / Device Role / Timing Role: Wideband unity-gain buffer with low input bias current and high CMRR. Use Value: 95 dB CMRR and ±13.8 V common-mode input range maintain accuracy despite noisy industrial ground references. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, low-noise amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA656IDBVR | Lower 0.94 nV/√Hz noise but only 230 MHz GBW; no offset null pins; 120 mA output drive. | Better for ultra-low-noise DC-coupled photodiode amps; insufficient slew rate (250 V/µs) for fast pulse applications. | Select when noise dominates over speed and offset trimming is handled digitally or externally. |
| LMH6629MA/NOPB | Higher 1.9 nV/√Hz noise but 1.5 GHz GBW; no offset null; 150 mA output drive; requires gain ≥5 for stability. | Preferred for >500 MHz RF IF amplification; less suitable for precision DC-coupled SMU front-ends due to higher noise. | Select when bandwidth >1 GHz is required and offset drift can be calibrated out in post-processing. |
Compared with OPA656IDBVR and LMH6629MA/NOPB, THS4021CDGN uniquely balances ultra-low noise (1.2 nV/√Hz), high slew rate (470 V/µs), built-in offset nulling, and guaranteed ≥10 V/V stability - making it optimal for time-critical, high-fidelity analog signal chains where both AC fidelity and DC precision matter.
Availability
THS4021CDGN is available at Aetrix Electronics and suitable for ultrasound scanner front-ends, source measurement units, and power quality meters requiring stable component supply, long-term manufacturability, and consistent electrical performance across temperature.
Supply support for THS4021CDGN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance op-amps and precision signal-chain solutions.
The THS402x family was designed specifically for high-fidelity, wideband analog signal conditioning in medical imaging, automated test equipment, and precision instrumentation - prioritizing noise, speed, and stability in real-world layouts.
FAQ
What is the minimum stable gain for THS4021CDGN?
The THS4021CDGN is specified as stable at closed-loop gains ≥10 V/V and ≤–9 V/V. This means it can be used in non-inverting configurations with gain set to 10 or higher, or in inverting configurations with magnitude ≥9, without risk of oscillation - no external compensation is required under these conditions. This is confirmed in Section 3 of the SLOS265F datasheet.
Does THS4021CDGN support single-supply operation?
Yes, THS4021CDGN supports single-supply operation from +9 V to +32 V, as specified in Section 5.3 Recommended Operating Conditions. When used in single-supply mode, the input common-mode range extends to within 1.2 V of the negative rail (typically ground), and output swing reaches within ~1.5 V of each rail depending on load - enabling rail-to-rail input/output compatibility in many applications.
How do I use the NULL pins on THS4021CDGN?
The NULL pins (Pins 1 and 8) on THS4021CDGN are dedicated to offset voltage trimming. Connect a 10-kΩ potentiometer between Pin 1 and Pin 8, with its wiper tied to VCC– (Pin 4). Adjusting the potentiometer changes the internal bias current balance, reducing input offset voltage to typically <0.5 mV. This is especially valuable in DC-coupled, high-gain circuits like SMU sense amplifiers where offset drift affects measurement accuracy.
What is the thermal resistance (RθJA) of THS4021CDGN in the DGN package?
The junction-to-ambient thermal resistance (RθJA) for THS4021CDGN in the 8-pin HVSSOP (DGN) package is 58.4 °C/W, as listed in Table 5.4 Thermal Information. This value assumes standard JEDEC 2-layer board conditions (2 oz copper, 1 in² copper area). With typical 7.8 mA supply current at ±15 V, power dissipation is ~0.23 W, resulting in ~13.5 °C junction-to-ambient rise - well within safe limits for industrial ambient temperatures.
Can THS4021CDGN drive a 50 Ω load directly?
Yes, THS4021CDGN can drive a 50 Ω load directly: its output current capability is rated at 200 mA (typical) with ±15 V supplies, sufficient to deliver ±7.5 V into 50 Ω (15 Vpp). However, sustained high-current operation increases junction temperature - ensure adequate PCB copper area under the thermal pad and verify thermal performance per Figure 5-29 and Table 5.4. For continuous 50 Ω driving, derate output swing to ±6 V to maintain reliability.
THS4021CDGN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Amplifier Type:
- Voltage Feedback
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 470V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 350 MHz
- Current - Input Bias:
- 3 µA
- Voltage - Input Offset:
- 500 µV
- Current - Supply:
- 7.8mA
- Current - Output / Channel:
- 100 mA
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 32 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
THS4021CDGN FAQ
1.How can I place an order for THS4021CDGN through Aetrix?
Please submit a Request for Quotation (RFQ) for THS4021CDGN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS4021CDGN reliable?
The price and inventory of THS4021CDGN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS4021CDGN is usually 5 days.
3.What payment methods are accepted for THS4021CDGN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS4021CDGN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS4021CDGN?
THS4021CDGN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS4021CDGN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS4021CDGN?
For technical support, including THS4021CDGN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS4021CDGN requirements.
6.How does Aetrix verify that THS4021CDGN is sourced from the original manufacturer or authorized distributors?
All THS4021CDGN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS4021CDGN meets industry standards.
7.What is the process for return or replacement of THS4021CDGN?
All THS4021CDGN units undergo pre-shipment inspection (PSI). If there is an issue with THS4021CDGN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS4021CDGN part is unused and in its original packaging.
Return procedure for THS4021CDGN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS4021CDGN Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

