Texas Instruments THS4021IDGN
- Part No.:
- THS4021IDGN
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
THS4021IDGN.pdf
- Description:
- IC OPAMP VFB 1 CIRCUIT 8HVSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,295
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS4021IDGN from Texas Instruments is a single-channel, ultra-low-noise (1.2 nV/√Hz), high-speed voltage-feedback operational amplifier optimized for precision analog signal conditioning in demanding applications. It delivers 290 MHz small-signal bandwidth at gain = 10 V/V, 470 V/µs slew rate, and 30 ns settling time (0.1%), with stable operation at gains ≥10 V/V and ±4.5 V to ±16 V dual-supply support - ideal for ultrasound front-end amplification.
For engineers reviewing the THS4021IDGN datasheet, THS4021IDGN pinout, THS4021IDGN application, or THS4021IDGN equivalent, key selection criteria include its offset-nulling capability, low distortion (–68 dBc at 1 MHz), high output drive (200 mA), thermal performance in HVSSOP-8 (RθJA = 58.4 °C/W), and compatibility with ±5 V or ±15 V supplies in noise-critical measurement systems.
Technical Context
The THS4021IDGN employs a voltage-feedback architecture with internal compensation enabling unconditional stability at closed-loop gains ≥10 V/V. Its input stage uses a low-noise bipolar design achieving 1.2 nV/√Hz voltage noise and 2.3 pA/√Hz current noise above 10 kHz, while maintaining CMRR >95 dB and PSRR >95 dB at DC under ±15 V supply.
It features dedicated NULL pins (Pins 1 & 8) for external offset trimming, supports rail-to-rail output swing up to ±13.6 V into 1 kΩ (±15 V supply), and exhibits 350 MHz small-signal bandwidth in the DGN package variant - exceeding the 290 MHz spec of the SOIC version due to improved parasitic control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain-bandwidth product | 2 GHz - enables wideband closed-loop designs up to 350 MHz (DGN package) without phase margin loss at G ≥ 10. |
| Voltage noise density | 1.2 nV/√Hz @ f > 10 kHz - preserves SNR in low-amplitude sensor interfaces like ultrasound transducer preamps. |
| Slew rate | 470 V/µs - supports fast transient response for pulse-based measurements in source-measurement units (SMUs). |
| Settling time (0.1%) | 30 ns - ensures accurate multi-sample acquisition in power quality meters sampling at ≥10 MSPS. |
| Output drive current | 200 mA (typical) - drives low-impedance loads (e.g., 150 Ω cables, ADC input networks) without gain compression. |
| Supply range | ±4.5 V to ±16 V - accommodates industrial ±5 V, ±12 V, and test equipment ±15 V rails without level-shifting. |
| Total harmonic distortion | –68 dBc @ 1 MHz, 2 VPP, RL = 150 Ω - meets spectral purity requirements for high-fidelity signal generation and analysis. |
Pinout & Package
HVSSOP-8 (DGN) package: 3.0 mm × 3.0 mm, 0.5 mm pitch, exposed thermal pad, moisture sensitivity level 2a. Optimized for high-frequency layout with minimized lead inductance and controlled impedance routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN– (Pin 2) | Inverting input | Primary feedback node; requires symmetric trace length matching to IN+ for common-mode rejection. |
| IN+ (Pin 3) | Noninverting input | High-impedance sensor interface point; guard ring recommended to reduce leakage-induced offset drift. |
| OUT (Pin 6) | Amplifier output | Capable of sourcing/sinking 200 mA; direct connection to 150 Ω load or series termination for transmission line driving. |
| NULL (Pins 1 & 8) | Offset null adjustment | Connect 10-kΩ potentiometer wiper to Pin 1, ends to Pins 1 & 8 for <1 mV residual offset calibration. |
| VCC+ (Pin 7) | Positive supply | Must be decoupled with 0.1 µF ceramic + 4.7 µF tantalum within 5 mm; shared with adjacent analog ICs only if filtered. |
| VCC– (Pin 4) | Negative supply | Return path for bias currents; separate ground plane layer recommended beneath HVSSOP thermal pad. |
| NC (Pin 5) | No connection | Internally unconnected; must remain floating - no tie to ground or supply to avoid parasitic coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low voltage noise | 1.2 nV/√Hz enables sub-µV signal amplification in medical ultrasound beamforming without degrading dynamic range. |
| Stability at high gain | Guaranteed stable at G ≥ 10 V/V eliminates need for external compensation networks in fixed-gain instrumentation stages. |
| Offset nulling terminals | Dedicated NULL pins allow field calibration to <0.5 mV offset, critical for DC-coupled SMU force/sense accuracy. |
| High output current | 200 mA drive capability supports direct interfacing to 150 Ω video lines or ADC driver stages without buffer amplifiers. |
| Wide supply range | ±4.5 V to ±16 V operation allows reuse across legacy ±5 V and modern ±12 V/±15 V test equipment platforms. |
Applications
| Ultrasound Scanner Front-End | Source Measurement Unit (SMU) |
|---|---|
Use Scenario: Amplifying weak, high-frequency echo signals (1–15 MHz) from piezoelectric transducers before digitization. IC Role / Device Role / Timing Role: Low-noise, wideband transimpedance or voltage-gain stage in receive chain with precise gain control. Use Value: 1.2 nV/√Hz input noise preserves signal-to-noise ratio of microvolt-level echoes; 30 ns settling enables high-frame-rate B-mode imaging. |
Use Scenario: Precision force/sense amplifier in semiconductor parametric testers requiring sub-nA current measurement and µV voltage compliance. IC Role / Device Role / Timing Role: High-linearity, low-drift output driver and feedback amplifier in four-quadrant SMU topology. Use Value: –68 dBc THD ensures clean stimulus waveforms; NULL pins enable <0.5 mV offset correction for µV-level voltage sourcing accuracy. |
| Power Quality Meter Signal Chain | High-Speed Data Acquisition Preconditioning |
Use Scenario: Conditioning AC voltage/current waveforms (50/60 Hz harmonics up to 3 kHz) for anti-aliasing and ADC input protection. IC Role / Device Role / Timing Role: Gain-of-10 buffer and filter driver preceding sigma-delta ADC with 16+ ENOB. Use Value: 290 MHz bandwidth provides >100× oversampling headroom; ±13.6 V output swing accommodates 24-bit ADC full-scale ranges. |
Use Scenario: Driving multiplexed sensor inputs (strain gauges, RTDs) into high-speed SAR ADCs sampling at 1–5 MSPS. IC Role / Device Role / Timing Role: Fast-settling, low-distortion gain block between analog multiplexer and ADC sample-and-hold. Use Value: 30 ns (0.1%) settling time supports ≤33 ns per channel in 16-channel DAQ; 200 mA output drives ADC input capacitance without droop. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, low-noise op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMH6629MA/NOPB | Lower voltage noise (0.94 nV/√Hz), but lower GBW (1.5 GHz) and no offset-null pins; requires external trim for DC precision. | Better for pure AC-coupled RF/IF gain; less suitable for DC-stable SMU force/sense where offset drift matters. | Select when ultimate noise floor dominates over DC accuracy and board space allows external trim network. |
| OPA656U | Higher GBW (500 MHz), lower THD (–72 dBc), but higher voltage noise (1.6 nV/√Hz); no NULL pins; limited output current (70 mA). | Preferred for wideband photodiode transimpedance amps; insufficient drive for 150 Ω cable driving or SMU load switching. | Choose for bandwidth-critical, low-distortion applications with light loads and AC coupling; avoid for high-current or DC-precision use cases. |
Compared with LMH6629MA/NOPB and OPA656U, the THS4021IDGN uniquely combines offset-null capability, 200 mA drive, and 1.2 nV/√Hz noise - making it the only option among the three qualified for DC-coupled, high-current, low-noise instrumentation such as medical ultrasound receivers and precision SMUs.
Availability
THS4021IDGN is available at Aetrix Electronics and suitable for ultrasound scanner front-ends, source measurement unit (SMU) designs, and power quality meter signal chains requiring stable component supply, long-term manufacturability, and TI's industry-standard HVSSOP-8 packaging.
Supply support for THS4021IDGN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance op-amps and precision signal-chain solutions.
The THS402x family was designed specifically for ultra-low-noise, high-speed analog signal conditioning in medical imaging, automated test equipment, and precision measurement instruments - emphasizing noise floor, settling behavior, and DC accuracy.
FAQ
What is the maximum small-signal bandwidth of the THS4021IDGN at gain = 10 V/V?
The THS4021IDGN achieves 350 MHz small-signal bandwidth (–3 dB) at gain = 10 V/V under ±15 V supply and RL = 150 Ω, as specified in Section 5.7 of the datasheet. This exceeds the 290 MHz typical value for the SOIC-packaged THS4021D due to reduced parasitics in the HVSSOP-8 (DGN) package, enabling higher-frequency closed-loop designs without stability compromise.
Does the THS4021IDGN require external compensation for stability?
No, the THS4021IDGN is internally compensated and guaranteed stable at closed-loop gains ≥10 V/V (or ≤–9 V/V) without external components. This eliminates the need for feedback capacitors or resistor networks in standard non-inverting or inverting configurations, simplifying layout and improving repeatability across production units.
How is offset voltage adjusted on the THS4021IDGN?
Offset voltage on the THS4021IDGN is trimmed using the dedicated NULL pins (Pins 1 and 8). A 10-kΩ potentiometer is connected with its wiper to Pin 1 and both ends to Pins 1 and 8, allowing manual adjustment to reduce input offset voltage to <0.5 mV - essential for DC-coupled applications like SMU force/sense stages.
What is the thermal resistance (RθJA) of the THS4021IDGN in its HVSSOP-8 package?
The THS4021IDGN in HVSSOP-8 (DGN) package has a junction-to-ambient thermal resistance (RθJA) of 58.4 °C/W, as measured per JEDEC JESD51-2 with 2 oz copper, 2-layer board, and no airflow. This value assumes proper thermal pad soldering to an internal ground plane; omitting the thermal pad increases RθJA by >20 °C/W.
Can the THS4021IDGN operate from a single 10-V supply?
Yes, the THS4021IDGN supports single-supply operation from 9 V to 32 V (Section 5.3). At 10 V, it delivers usable output swing (±3.3 V into 150 Ω), 280 MHz bandwidth at gain = 10, and maintains –69 dBc THD at 1 MHz - making it viable for portable or cost-sensitive instrumentation where dual supplies are impractical.
THS4021IDGN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Amplifier Type:
- Voltage Feedback
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 470V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 350 MHz
- Current - Input Bias:
- 3 µA
- Voltage - Input Offset:
- 500 µV
- Current - Supply:
- 7.8mA
- Current - Output / Channel:
- 100 mA
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 32 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
THS4021IDGN FAQ
1.How can I place an order for THS4021IDGN through Aetrix?
Please submit a Request for Quotation (RFQ) for THS4021IDGN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS4021IDGN reliable?
The price and inventory of THS4021IDGN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS4021IDGN is usually 5 days.
3.What payment methods are accepted for THS4021IDGN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS4021IDGN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS4021IDGN?
THS4021IDGN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS4021IDGN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS4021IDGN?
For technical support, including THS4021IDGN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS4021IDGN requirements.
6.How does Aetrix verify that THS4021IDGN is sourced from the original manufacturer or authorized distributors?
All THS4021IDGN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS4021IDGN meets industry standards.
7.What is the process for return or replacement of THS4021IDGN?
All THS4021IDGN units undergo pre-shipment inspection (PSI). If there is an issue with THS4021IDGN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS4021IDGN part is unused and in its original packaging.
Return procedure for THS4021IDGN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS4021IDGN Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

