Texas Instruments THS4031CDGNR
- Part No.:
- THS4031CDGNR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
THS4031CDGNR.pdf
- Description:
- IC OPAMP VFB 1 CIRCUIT 8HVSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,411
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS4031CDGNR from Texas Instruments is a single-channel, ultra-low-noise, high-speed voltage-feedback operational amplifier optimized for precision analog signal conditioning in demanding wideband applications. It delivers 100MHz small-signal bandwidth (G = 2, –3dB), 100V/μs slew rate, 1.2nV/√Hz input voltage noise, –96dBc THD at 1MHz (RL = 1kΩ), and ±13.6V output swing (±15V supply), enabling high-fidelity buffering of 16-bit SAR ADCs such as the ADS8422.
For engineers reviewing the THS4031CDGNR datasheet, THS4031CDGNR pinout, THS4031CDGNR application, or THS4031CDGNR equivalent, key selection criteria include low-noise drive capability for data acquisition front-ends, offset nulling support for DC-critical instrumentation, thermal performance in HVSSOP packaging, and stability with capacitive loads up to 10pF without external compensation.
Technical Context
The THS4031CDGNR employs a 30V complementary bipolar process with GHz fT NPN/PNP transistors, enabling voltage-feedback architecture with unity-gain stability and 120MHz bandwidth. Its internal compensation maximizes speed but requires series isolation resistors (>20Ω) when driving >10pF capacitive loads to maintain phase margin and prevent ringing.
It operates from ±4.5V to ±16V dual supplies (or 9V–32V single supply), features dedicated offset-null pins (1 and 8), and draws only 7.5mA per channel. The device achieves 70ns settling time to 0.1% and supports rail-to-rail input common-mode range (±14.3V at ±15V supply), making it suitable for high-dynamic-range signal chains requiring both speed and DC accuracy.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-signal BW | 100MHz at G = 2 (–3dB); enables full-power signal fidelity up to 10MHz video or ultrasound baseband. |
| Slew rate | 100V/μs (±15V); supports clean 20Vpp step response within 70ns, critical for fast-settling DAQ systems. |
| Voltage noise | 1.2nV/√Hz (f > 10kHz); preserves SNR in low-level sensor and medical imaging front-ends. |
| THD @ 1MHz | –96dBc (RL = 1kΩ); ensures minimal harmonic contamination when driving high-resolution ADCs. |
| Output drive | 200mA (typical); sustains ±13.6V swing into 1kΩ, sufficient for active filter and cable driver stages. |
| Input offset | 0.3mV (typical); reduced further via external nulling circuit on pins 1/8 for sub-mV DC accuracy. |
| Supply range | ±4.5V to ±16V; accommodates industrial ±5V, ±12V, and test-equipment ±15V rails without derating. |
Pinout & Package
THS4031CDGNR uses the DGN package: 8-pin HVSSOP (3.0mm × 4.9mm) with exposed thermal pad. This thermally enhanced package achieves 60.7°C/W junction-to-ambient resistance-nearly half that of SOIC-and requires connection of the thermal pad to a large copper plane for optimal power dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8 NULL | Offset adjust input | Connect external potentiometer wiper to VCC– to trim input offset voltage below 0.3mV. |
| 2 IN– | Inverting input | Differential input node; accepts signals within ±14.3V common-mode range at ±15V supply. |
| 3 IN+ | Noninverting input | Differential input node; matched impedance and noise performance to IN–. |
| 4 VCC– | Negative supply rail | Reference for internal biasing; must remain ≥ –16V and ≤ VCC+ – 33V. |
| 5 NC | No connection | Internally unconnected; leave floating or tie to ground for mechanical stability only. |
| 6 OUT | Amplifier output | Capable of sourcing/sinking 200mA; requires ≥20Ω series resistor for >10pF capacitive loads. |
| 7 VCC+ | Positive supply rail | Reference for internal biasing; must remain ≤ +16V and ≥ VCC– + 33V. |
| Thermal pad | Thermal conduction path | Exposed copper pad (HVSSOP only); must be soldered to PCB copper for RθJB = 33°C/W performance. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low voltage noise | 1.2nV/√Hz enables <100μV RMS integrated noise in 10MHz bandwidth-critical for ultrasound preamps. |
| Offset nulling capability | Dedicated NULL pins (1, 8) allow external trimming to sub-0.1mV level, supporting precision DC-coupled instrumentation. |
| High output current | 200mA drive supports direct interface to 75Ω video lines or 150Ω ADC inputs without buffer stages. |
| Unity-gain stable | 120MHz bandwidth at G = 1 eliminates need for external compensation in gain-of-one configurations. |
| Wide supply range | ±4.5V to ±16V operation allows reuse across legacy ±5V, ±12V, and modern ±15V test & measurement platforms. |
Applications
| Ultrasound Signal Conditioning | High-Resolution Data Acquisition |
|---|---|
Use Scenario: Amplifying weak echo signals from piezoelectric transducers before digitization in portable ultrasound scanners. IC Role / Device Role / Timing Role: Low-noise, wideband transimpedance or voltage gain stage preceding 12–16-bit SAR ADCs. Use Value: 1.2nV/√Hz noise floor preserves dynamic range; –96dBc THD prevents harmonic artifacts in B-mode imaging. |
Use Scenario: Buffering multiplexed sensor outputs (e.g., strain gauges, RTDs) into high-speed ADCs like ADS8422. IC Role / Device Role / Timing Role: Precision driver with fast settling (70ns to 0.1%) between channel switches. Use Value: 100V/μs slew rate and 100MHz bandwidth ensure full-scale transitions settle before next sample window. |
| Video Line Driver | Active Filter Stage |
Use Scenario: Driving 75Ω coaxial video cables in broadcast equipment or medical display interfaces. IC Role / Device Role / Timing Role: High-current output buffer maintaining flat frequency response to 100MHz. Use Value: 200mA output current and ±13.6V swing sustain 2Vpp into 75Ω with <0.02% differential gain error. |
Use Scenario: Implementing 2nd-order Sallen-Key low-pass filters in anti-aliasing or reconstruction paths. IC Role / Device Role / Timing Role: Gain block with sufficient bandwidth (>10× filter f3dB) to avoid Q degradation. Use Value: 120MHz unity-gain bandwidth supports accurate 10MHz filter design without peaking or overshoot. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, low-noise op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA656U | Lower 1.6nV/√Hz noise, 500MHz GBW, but only 45mA output drive and no offset null pins. | Better for ultra-low-noise photodiode TIA; insufficient for 150Ω ADC drive or offset-critical DC coupling. | Select OPA656U when noise dominates over drive strength and offset trimming is unnecessary. |
| LMH6629MA | 1.4nV/√Hz noise, 1.5GHz GBW, 120mA output, no null pins, higher 12.5mA supply current. | Superior for RF/IF gain blocks above 100MHz; lacks HVSSOP thermal performance and DC precision features. | Select LMH6629MA for >200MHz small-signal amplification where thermal management is less constrained. |
Compared with OPA656U and LMH6629MA, THS4031CDGNR uniquely balances ultra-low noise, high output current, offset nulling, and thermally efficient HVSSOP packaging-making it the preferred choice for DC-accurate, wideband analog front-ends in portable medical and industrial DAQ systems.
Availability
THS4031CDGNR is available at Aetrix Electronics and suitable for ultrasound scanner front-ends, high-resolution data acquisition systems, and video line driver designs requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for THS4031CDGNR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-performance op-amps and precision signal-chain solutions.
The THS403x family was designed specifically for low-noise, wideband analog signal conditioning in communications, imaging, and test equipment-emphasizing speed, distortion performance, and DC accuracy in a robust bipolar process.
FAQ
What is the maximum capacitive load the THS4031CDGNR can drive without oscillation?
The THS4031CDGNR is internally compensated for unity-gain stability but exhibits reduced phase margin with >10pF capacitive loads directly at the output. To maintain stability, TI recommends placing a minimum 20Ω series isolation resistor between the OUT pin and the load capacitance. For 75Ω transmission lines, a 75Ω resistor provides both isolation and impedance matching. THS4031CDGNR remains stable under these conditions with no additional compensation required.
Does the THS4031CDGNR support single-supply operation?
Yes, THS4031CDGNR supports single-supply operation from 9V to 32V. When used in single-supply mode, the input common-mode range extends from 0V to VCC – 1.5V (e.g., 0V to 30.5V at 32V supply), and output swing reaches within ~1.4V of each rail. Designers must ensure proper input biasing (e.g., mid-rail reference) and verify headroom for the intended signal swing. THS4031CDGNR's rail-compatible inputs simplify implementation in single-supply data acquisition systems.
How does the offset nulling function work on the THS4031CDGNR?
The THS4031CDGNR provides two dedicated NULL pins (1 and 8) for external offset voltage adjustment. A 10kΩ potentiometer is connected between these pins, with its wiper tied to VCC–. Adjusting the potentiometer changes the current injected into the input stage, trimming the input offset voltage to sub-millivolt levels. This feature is unique to the THS4031 (not present in THS4032) and is essential for DC-critical applications like precision instrumentation amplifiers. THS4031CDGNR's typical offset of 0.3mV can be reduced to <0.1mV using this method.
What thermal performance advantages does the DGN (HVSSOP) package offer over SOIC for THS4031CDGNR?
The THS4031CDGNR's DGN package (HVSSOP-8) delivers significantly better thermal performance than the SOIC-8 variant: RθJA is 60.7°C/W versus 124.5°C/W, and RθJB is 33°C/W versus 72.2°C/W. This is achieved via an exposed thermal pad that must be soldered to a large PCB copper area. As a result, THS4031CDGNR can dissipate ~2× more power at the same junction temperature rise, enabling higher continuous output current or operation in compact, thermally constrained enclosures without forced air cooling.
Can THS4031CDGNR drive a 150Ω load while maintaining specified THD and bandwidth?
Yes, THS4031CDGNR is fully characterized into 150Ω loads. At ±15V supply, it delivers 100MHz bandwidth (G = 2), 100V/μs slew rate, and –81dBc THD at 1MHz. Its 200mA output current ensures ±12.9V swing into 150Ω, supporting standard video and ADC interface levels. The device maintains stability and specified distortion performance without external components-provided the 20Ω series isolation resistor is used if the load includes >10pF capacitance. THS4031CDGNR's RL = 150Ω electrical characteristics are explicitly validated in TI's SLOS224L datasheet.
THS4031CDGNR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Voltage Feedback
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 100V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 100 MHz
- Current - Input Bias:
- 3 µA
- Voltage - Input Offset:
- 500 µV
- Current - Supply:
- 8.5mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 32 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
THS4031CDGNR FAQ
1.How can I place an order for THS4031CDGNR through Aetrix?
Please submit a Request for Quotation (RFQ) for THS4031CDGNR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS4031CDGNR reliable?
The price and inventory of THS4031CDGNR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS4031CDGNR is usually 5 days.
3.What payment methods are accepted for THS4031CDGNR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS4031CDGNR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS4031CDGNR?
THS4031CDGNR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS4031CDGNR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS4031CDGNR?
For technical support, including THS4031CDGNR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS4031CDGNR requirements.
6.How does Aetrix verify that THS4031CDGNR is sourced from the original manufacturer or authorized distributors?
All THS4031CDGNR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS4031CDGNR meets industry standards.
7.What is the process for return or replacement of THS4031CDGNR?
All THS4031CDGNR units undergo pre-shipment inspection (PSI). If there is an issue with THS4031CDGNR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS4031CDGNR part is unused and in its original packaging.
Return procedure for THS4031CDGNR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS4031CDGNR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

