Texas Instruments THS4120CDGN
- Part No.:
- THS4120CDGN
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
THS4120CDGN.pdf
- Description:
- IC OPAMP DIFF 1 CIRCUIT 8HVSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,302
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS4120CDGN from Texas Instruments is a high-speed, fully differential-input/differential-output amplifier optimized for single-supply ADC driving at 3.3 V. It delivers 100 MHz –3 dB bandwidth, 55 V/µs slew rate, –75 dB THD at 1 MHz (2 VPP), 5.4 nV/√Hz input noise, and integrated power-down functionality via PD pin. It serves as a precision differential transmitter in data acquisition systems interfacing with 12–16-bit SAR or sigma-delta ADCs.
For engineers reviewing the THS4120CDGN datasheet, THS4120CDGN pinout, THS4120CDGN application, or THS4120CDGN equivalent, key selection criteria include its 3.3-V single-supply operation, VOCM-controlled output common-mode level, power-down quiescent current of 120 µA, and MSOP PowerPAD™ thermal performance-critical for compact, low-power, high-fidelity signal chains.
Technical Context
The THS4120CDGN implements a true fully differential signal path from input to output, enabling balanced rejection of common-mode noise and cancellation of second-harmonic distortion. Its internal architecture supports both differential-input/differential-output and single-ended-input/differential-output configurations with gain = 1 using matched external resistors.
It features a dedicated VOCM pin for precise output common-mode voltage control (typically VDD/2), a digital-compatible PD pin requiring a 10-kΩ pullup to VDD for enable, and internal compensation optimized for 800-Ω load driving-making it suitable for direct connection to ADC inputs without transformers or AC coupling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Bandwidth (–3 dB) | 100 MHz - supports wideband baseband and IF signal conditioning up to ~70 MHz Nyquist zone. |
| Slew Rate | 55 V/µs - enables clean 2-VPP differential step response with 60 ns settling to 0.1%. |
| Total Harmonic Distortion | –75 dB at 1 MHz, 2 VPP - ensures <0.02% distortion for high-resolution ADC driver applications. |
| Input Voltage Noise | 5.4 nV/√Hz at 10 kHz - preserves SNR in front-end amplification before digitization. |
| Power-Down Current | 120 µA - reduces system idle power by >98% versus 13.5 mA active quiescent current. |
| Supply Voltage Range | 3.0 V to 3.5 V - compatible with standard 3.3-V LDO rails and avoids overvoltage stress. |
| Common-Mode Input Range | 0.35 V to VDD – 0.1 V - accommodates rail-to-rail input signals when biased via VOCM. |
Pinout & Package
The THS4120CDGN is housed in an 8-pin MSOP PowerPAD™ package (DGN) with an exposed thermal pad on the underside, requiring soldering to a PCB copper pour for optimal thermal dissipation (θJA = 58.4°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: VIN− | Inverting input | Differential input node; requires matched impedance to VIN+ for CMRR optimization. |
| 2: VOCM | Output common-mode control | Sets DC level of both outputs; bypass with 0.1-µF capacitor to suppress noise injection. |
| 3: VDD | Positive supply | 3.3-V single supply input; decouple locally with 0.1-µF ceramic + 6.8-µF tantalum. |
| 4: VOUT+ | Positive differential output | Provides inverted-phase signal relative to VOUT−; drives one side of ADC differential input. |
| 5: VIN+ | Non-inverting input | Differential input node; symmetry with VIN− essential for harmonic cancellation. |
| 6: PD | Power-down enable | Active-high logic input; requires 10-kΩ pullup to VDD; <1.2 V disables amplifier. |
| 7: GND | Analog ground reference | Low-impedance return for VDD and signal paths; separate from digital ground if mixed-signal layout. |
| 8: VOUT− | Negative differential output | Provides non-inverted-phase signal; complements VOUT+ for full differential swing. |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential I/O architecture | Enables 2× dynamic range vs. single-ended amps-e.g., 2-VPP output into 1-VPP ADC differential input. |
| VOCM-controlled output level shifting | Allows precise alignment of amplifier output common-mode to ADC reference (e.g., AVDD/2 or VREF). |
| Integrated power-down mode | Reduces IDD from 13.5 mA to 120 µA, supporting low-power sleep states in portable DAQ systems. |
| MSOP PowerPAD™ thermal package | Delivers 1.71 W power dissipation at TA = 25°C-enables sustained high-speed operation without heatsinks. |
| Optimized for capacitive load driving | Supports stable operation into >10 pF loads with series 20-Ω output isolation resistor. |
Applications
| Data Acquisition Front-End | Differential ADC Driver |
|---|---|
Use Scenario: High-precision analog input stage for 16-bit SAR ADCs in industrial PLC modules. IC Role / Device Role / Timing Role: Differential signal conditioner that converts single-ended sensor outputs to matched, low-noise differential signals synchronized to ADC sampling clock. Use Value: Achieves –75 dB THD and 5.4 nV/√Hz noise, preserving ENOB >14 bits across 1-MHz bandwidth. |
Use Scenario: Direct-coupled interface between FPGA DAC output and high-speed pipeline ADC. IC Role / Device Role / Timing Role: Bandwidth-limited differential transmitter ensuring monotonic settling within 60 ns for 10-MSPS sampling. Use Value: Eliminates transformer coupling, reduces board area by 40%, and maintains phase matching <0.1° between VOUT+ and VOUT−. |
| Active Antialias Filtering | Single-Supply Signal Conditioning |
Use Scenario: Second-order active low-pass filter placed between THS4120CDGN and ADC input. IC Role / Device Role / Timing Role: Integrates gain-setting and filtering functions while preserving differential integrity and VOCM control. Use Value: Enables programmable cutoff frequency (e.g., 2.5 MHz) with Q = 0.707, suppressing aliasing without degrading SNR. |
Use Scenario: Sensor signal amplification in battery-powered medical ECG front-end with 3.3-V supply. IC Role / Device Role / Timing Role: Rail-to-rail input/output amplifier operating from single 3.3-V rail with VOCM = 1.65 V. Use Value: Supports ±1.5-V input range and delivers 2-VPP differential output, maximizing ADC utilization without dual supplies. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fully differential amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4131CDGN | 150 MHz BW, 51 V/µs SR, 1.3 nV/√Hz noise, no power-down pin | Higher bandwidth/noise performance but lacks PD function; requires split supply (±2.5 V) for full spec compliance | Select THS4131CDGN only when >100 MHz BW is required and power-down is unnecessary. |
| THS4561IRGET | 1.8-GHz GBW, 3000 V/µs SR, 1.6 nV/√Hz, integrated VOCM buffer, no PD pin | Designed for RF/IF frequencies; consumes 22 mA quiescent current; requires 5-V supply minimum | Choose THS4561IRGET for >100 MHz signal chains where ultra-low noise and speed outweigh power constraints. |
Compared with THS4120CDGN, THS4131CDGN offers higher bandwidth but sacrifices power-down capability and single-supply simplicity, while THS4561IRGET targets RF applications with significantly higher power and supply voltage requirements-making THS4120CDGN the optimal choice for cost-sensitive, low-power, 3.3-V data acquisition systems.
Availability
THS4120CDGN is available at Aetrix Electronics and suitable for industrial data acquisition, medical instrumentation, and test equipment requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for THS4120CDGN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of innovation in high-speed amplifiers and precision signal chain solutions.
The THS4120CDGN belongs to TI's THS412x family of fully differential I/O amplifiers, designed specifically for single-supply, low-distortion ADC driver applications in data acquisition, communications, and instrumentation systems.
FAQ
What is the recommended power supply configuration for THS4120CDGN?
The THS4120CDGN is optimized for single-supply operation at 3.3 V (range: 3.0 V to 3.5 V). Use local decoupling with a 0.1-µF ceramic capacitor placed ≤2.54 mm from VDD and GND pins, plus a 6.8-µF tantalum capacitor shared across multiple devices. Avoid split supplies unless necessary-its VOCM pin enables midrail biasing without negative rails.
How does the PD pin function on THS4120CDGN?
The PD pin on THS4120CDGN is an active-high enable input. Pull it high via a 10-kΩ resistor to VDD for normal operation (IDD ≈ 13.5 mA); drive it below 1.2 V to enter power-down mode (IDD ≈ 120 µA). The device does not achieve high-impedance output in power-down-feedback resistors maintain closed-loop output impedance.
Can THS4120CDGN drive ADCs directly without external level-shifting?
Yes. THS4120CDGN can directly drive differential-input ADCs by connecting the ADC's reference output (e.g., VREF or AVDD/2) to the VOCM pin through a 0.1-µF bypass capacitor. This aligns the amplifier's output common-mode voltage precisely to the ADC's input requirement, eliminating discrete level-shifters and reducing component count.
What layout practices are critical for THS4120CDGN stability?
For THS4120CDGN, minimize trace lengths-especially at VIN+ and VIN−-to reduce stray capacitance. Remove ground plane under input/output traces. Solder the PowerPAD™ thermal pad to a large copper pour with multiple thermal vias. Place 0.1-µF decoupling caps within 2.54 mm of VDD/GND. Avoid sockets; use direct surface-mount assembly.
What is the maximum capacitive load THS4120CDGN can drive stably?
THS4120CDGN remains stable driving loads >10 pF only when a 20-Ω series resistor is added at each output (VOUT+ and VOUT−). This isolates the amplifier from capacitive reactance, preventing peaking or oscillation. For 50-Ω transmission lines, use 50-Ω series resistors to simultaneously ensure stability and impedance matching.
THS4120CDGN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Amplifier Type:
- Differential
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- 55V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 100 MHz
- Current - Input Bias:
- 1.2 pA
- Voltage - Input Offset:
- 3 mV
- Current - Supply:
- 11mA
- Current - Output / Channel:
- 100 mA
- Voltage - Supply Span (Min):
- 3 V
- Voltage - Supply Span (Max):
- 3.5 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
THS4120CDGN FAQ
1.How can I place an order for THS4120CDGN through Aetrix?
Please submit a Request for Quotation (RFQ) for THS4120CDGN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS4120CDGN reliable?
The price and inventory of THS4120CDGN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS4120CDGN is usually 5 days.
3.What payment methods are accepted for THS4120CDGN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS4120CDGN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS4120CDGN?
THS4120CDGN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS4120CDGN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS4120CDGN?
For technical support, including THS4120CDGN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS4120CDGN requirements.
6.How does Aetrix verify that THS4120CDGN is sourced from the original manufacturer or authorized distributors?
All THS4120CDGN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS4120CDGN meets industry standards.
7.What is the process for return or replacement of THS4120CDGN?
All THS4120CDGN units undergo pre-shipment inspection (PSI). If there is an issue with THS4120CDGN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS4120CDGN part is unused and in its original packaging.
Return procedure for THS4120CDGN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS4120CDGN Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

