Texas Instruments THS4120IDGN
- Part No.:
- THS4120IDGN
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
THS4120IDGN.pdf
- Description:
- IC OPAMP DIFF 1 CIRCUIT 8HVSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:120
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS4120IDGN from Texas Instruments is a high-speed, fully differential-input/differential-output amplifier optimized for single-supply ADC driver applications. It delivers 100 MHz –3 dB bandwidth, 55 V/µs slew rate, –75 dB THD at 1 MHz (2 VPP), 5.4 nV/√Hz input noise, and features an integrated power-down pin (PD) enabling quiescent current reduction from 11 mA to 120 µA. It operates from a 3.3 V single supply and supports differential antialiasing filtering in precision data acquisition systems.
For engineers reviewing the THS4120IDGN datasheet, THS4120IDGN pinout, THS4120IDGN application, or THS4120IDGN equivalent, key selection considerations include its power-down functionality, VOCM-controlled output common-mode level, MSOP PowerPAD™ thermal performance, and compatibility with 800 Ω load-driven 2 VPP differential outputs into high-resolution ADCs.
Technical Context
The THS4120IDGN implements a true fully differential signal path-both inputs and outputs are balanced differential pairs-enabling inherent common-mode noise rejection, second-harmonic cancellation, and improved PSRR (85 dB typ). Its internal architecture supports precise VOCM control of output DC level, allowing seamless interfacing with ADC reference voltages without transformers.
Unlike conventional op-amps, it uses symmetrical gain-setting resistor networks (Rf/Rg) to maintain balance; mismatch >1% degrades CMRR and distortion performance. The PD pin requires an external 10-kΩ pullup to VDD for reliable enable/disable control, with defined threshold voltages (Enable >1.4 V, Disable <1.2 V) referenced to supply rails.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| –3 dB Bandwidth | 100 MHz - supports wideband signal conditioning up to Nyquist frequency of ≥50 MSPS ADCs |
| Slew Rate | 55 V/µs - enables clean settling of fast transient signals (e.g., 2 VPP step in 60 ns to 0.1%) |
| Total Harmonic Distortion | –75 dB at 1 MHz, 2 VPP - ensures minimal spectral contamination in high-fidelity digitization |
| Input Voltage Noise | 5.4 nV/√Hz at 10 kHz - preserves SNR in low-amplitude sensor or audio front-end stages |
| Power-Down Current | 120 µA max - reduces system standby power while retaining fast wake-up (ton = 4.8 µs) |
| Supply Voltage | 3.3 V single supply - simplifies power architecture vs. split-rail alternatives; no negative rail required |
| Common-Mode Input Range | 0.35 V to VDD – 0.1 V - accommodates rail-to-rail input signals when VOCM = VDD/2 |
Pinout & Package
The THS4120IDGN is housed in an 8-pin MSOP PowerPAD™ package (DGN), featuring an exposed thermal pad on the underside for enhanced heat dissipation. The PowerPAD must be soldered to a thermally conductive PCB copper area to maintain junction temperature ≤125°C under continuous operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: VIN− | Inverting differential input | Accepts complementary half of differential input signal; matched impedance critical for CMRR |
| 2: VOCM | Output common-mode voltage control | Sets DC offset of both outputs; connects directly to ADC VREF for optimal level alignment |
| 3: VDD | Positive supply rail | 3.3 V nominal; requires local 0.1 µF ceramic + 6.8 µF tantalum decoupling per layout guidelines |
| 4: VOUT+ | Positive differential output | Delivers inverted-phase signal relative to VOUT−; forms 2 VPP differential pair with VOUT− |
| 5: VIN+ | Non-inverting differential input | Accepts primary half of differential input; symmetric routing essential to preserve balance |
| 6: PD | Power-down enable control | Active-high logic input; requires 10-kΩ pullup to VDD; drives to GND to enter low-power mode |
| 7: GND | Analog ground reference | Low-inductance connection point; isolated from digital ground per high-frequency layout rules |
| 8: VOUT− | Negative differential output | Delivers non-inverted-phase signal; complements VOUT+ to form fully differential output pair |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential I/O architecture | Enables 2× dynamic range vs. single-ended amplifiers by splitting 2 VPP signal into two 1 VPP anti-phase outputs |
| Integrated VOCM pin | Allows direct connection to ADC reference voltage, eliminating level-shifting circuitry and improving DC accuracy |
| Power-down functionality | Reduces IDD from 11 mA to 120 µA with 4.8 µs turn-on delay-ideal for battery-powered or duty-cycled systems |
| MSOP PowerPAD™ thermal package | θJA = 58.4 °C/W enables 1.71 W power dissipation at TA = 25°C-critical for sustained high-speed operation |
| High PSRR and CMRR | 85 dB PSRR and 96 dB CMRR (typ) suppress supply ripple and coupled noise in mixed-signal environments |
Applications
| High-Speed Data Acquisition | Digital Audio Front-End |
|---|---|
|
Use Scenario: Driving 16-bit+ SAR or pipeline ADCs sampling at 50+ MSPS in test equipment and medical imaging. IC Role / Device Role / Timing Role: Differential ADC driver providing matched gain, phase, and noise performance across both inputs. Use Value: Eliminates transformer coupling, reduces board area, and maintains –75 dB THD at 1 MHz to preserve ENOB. |
Use Scenario: Conditioning line-level analog audio before conversion in professional audio interfaces and broadcast mixers. IC Role / Device Role / Timing Role: Single-supply differential transmitter converting unbalanced source signals to balanced differential outputs. Use Value: Rejects ground-loop noise via balanced topology and delivers 5.4 nV/√Hz noise floor for >110 dB dynamic range. |
| Industrial Sensor Signal Chain | Communications Baseband Processing |
|
Use Scenario: Amplifying low-amplitude bridge sensor outputs (e.g., strain gauges, RTDs) prior to digitization in PLC modules. IC Role / Device Role / Timing Role: Precision differential input stage with VOCM-adjustable output common-mode for ADC input compliance. Use Value: Achieves 66 dB open-loop gain and <9 mV input offset to resolve µV-level signals without calibration drift. |
Use Scenario: Baseband I/Q signal conditioning in LTE/FDD transceivers and software-defined radio front-ends. IC Role / Device Role / Timing Role: Antialiasing filter driver with 100 MHz bandwidth supporting multi-carrier OFDM waveforms. Use Value: Maintains SFDR >69 dB and third IMD <–75 dBc at 10 MHz to meet ACLR requirements in adjacent channels. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fully differential amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4121IDGN | No power-down pin; identical bandwidth, noise, and distortion specs; same pinout except PD → NC | Lacks power management-unsuitable for intermittent-operation systems requiring ultra-low standby current | Select THS4121IDGN only if continuous operation is guaranteed and PCB layout cannot accommodate PD pullup resistor |
| THS4131IDGN | Higher 150 MHz bandwidth, 51 V/µs slew rate, lower 1.3 nV/√Hz noise-but requires ±2.5 V to ±15 V dual supply | Not single-supply compatible; demands additional negative rail generation and higher quiescent current (22 mA) | Choose THS4131IDGN only when >100 MHz bandwidth is mandatory and dual-supply infrastructure already exists |
Compared with THS4120IDGN, THS4121IDGN removes power-down capability but retains identical AC performance, while THS4131IDGN trades single-supply simplicity for wider bandwidth and lower noise at the cost of supply complexity and higher power.
Availability
THS4120IDGN is available at Aetrix Electronics and suitable for high-speed data acquisition, industrial sensor interface, and communications baseband processing requiring stable component supply across extended temperature ranges (–40°C to +85°C).
Supply support for THS4120IDGN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-speed amplifier design and manufacturing.
The THS412x family was engineered specifically for precision, single-supply, fully differential signal conditioning-targeting ADC driver, antialiasing, and differential transmission roles in test & measurement, medical, and industrial systems.
FAQ
What is the function of the PD pin on the THS4120IDGN?
The PD (Power-Down) pin on the THS4120IDGN is an active-high enable control that reduces quiescent current from 11 mA to 120 µA when driven low. It requires a 10-kΩ pullup resistor to VDD for reliable operation. The THS4120IDGN enters low-power mode when PD voltage falls below 1.2 V, and resumes full operation within 4.8 µs after PD rises above 1.4 V. This feature is unique to the THS4120IDGN within the THS412x family.
Can the THS4120IDGN operate from a 3.3 V single supply without performance degradation?
Yes-the THS4120IDGN is explicitly characterized and optimized for 3.3 V single-supply operation. All key specifications-including 100 MHz bandwidth, –75 dB THD at 1 MHz, and 55 V/µs slew rate-are guaranteed at VDD = 3.3 V. Its common-mode input range (0.35 V to VDD – 0.1 V) and VOCM-controlled output level ensure full rail-to-rail usability without clipping or distortion penalties.
How does the VOCM pin affect THS4120IDGN output behavior?
The VOCM pin sets the DC common-mode voltage of both differential outputs (VOUT+ and VOUT−). When left unconnected, VOCM defaults to VDD/2 (1.65 V at 3.3 V supply), centering the differential output swing. For optimal ADC interfacing, connect VOCM directly to the ADC's reference voltage (VREF) using a 0.1 µF bypass capacitor. This ensures precise output level alignment and eliminates DC offset errors in the THS4120IDGN signal chain.
Is the THS4120IDGN pin-compatible with other devices in the THS412x family?
Yes-the THS4120IDGN shares identical 8-pin MSOP (DGN) pinout with THS4121IDGN, differing only in Pin 6: THS4120IDGN uses PD (power-down), while THS4121IDGN uses NC (no connect). All other pins (VIN−, VOCM, VDD, VOUT+, VIN+, GND, VOUT−) are functionally and physically identical. This allows drop-in replacement where power-down is not required, provided the PD pin is tied high or left floating with appropriate pullup.
What thermal considerations apply to the THS4120IDGN's PowerPAD™ package?
The THS4120IDGN's DGN package includes an exposed thermal pad that must be soldered to a dedicated PCB copper pour for effective heat dissipation. TI specifies θJA = 58.4 °C/W and maximum continuous junction temperature of 125°C. To avoid thermal derating, the THS4120IDGN's thermal pad requires ≥4 thermal vias (0.3 mm diameter) connecting to an inner ground plane, and the surrounding copper area should exceed 100 mm². Failure to implement this compromises long-term reliability and distortion performance.
THS4120IDGN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Amplifier Type:
- Differential
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- 55V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 100 MHz
- Current - Input Bias:
- 1.2 pA
- Voltage - Input Offset:
- 3 mV
- Current - Supply:
- 11mA
- Current - Output / Channel:
- 100 mA
- Voltage - Supply Span (Min):
- 3 V
- Voltage - Supply Span (Max):
- 3.5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-HVSSOP
THS4120IDGN FAQ
1.How can I place an order for THS4120IDGN through Aetrix?
Please submit a Request for Quotation (RFQ) for THS4120IDGN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS4120IDGN reliable?
The price and inventory of THS4120IDGN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS4120IDGN is usually 5 days.
3.What payment methods are accepted for THS4120IDGN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS4120IDGN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS4120IDGN?
THS4120IDGN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS4120IDGN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS4120IDGN?
For technical support, including THS4120IDGN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS4120IDGN requirements.
6.How does Aetrix verify that THS4120IDGN is sourced from the original manufacturer or authorized distributors?
All THS4120IDGN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS4120IDGN meets industry standards.
7.What is the process for return or replacement of THS4120IDGN?
All THS4120IDGN units undergo pre-shipment inspection (PSI). If there is an issue with THS4120IDGN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS4120IDGN part is unused and in its original packaging.
Return procedure for THS4120IDGN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS4120IDGN Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

