Texas Instruments THS4130CDGK
- Part No.:
- THS4130CDGK
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
THS4130CDGK.pdf
- Description:
- IC OPAMP DIFF 1 CIRCUIT 8VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,025
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
THS4130CDGK from Texas Instruments is a fully differential input/output amplifier optimized for high-speed, low-noise signal conditioning in precision analog front-ends. It delivers 170 MHz small-signal bandwidth, 51 V/µs slew rate, –102 dBc THD at 250 kHz (±15 V supply), and 1.25 nV/√Hz input voltage noise. Its active power-down pin enables dynamic power management in battery-sensitive or multi-channel systems such as ultrasound receivers and ADC driver stages.
For engineers reviewing the THS4130CDGK datasheet, THS4130CDGK pinout, THS4130CDGK application, or THS4130CDGK equivalent, this page provides verified specifications, validated pin functions for the VSSOP-8 package, real-world use cases in differential signal chains, and two confirmed alternative parts with documented functional and layout implications.
Technical Context
The THS4130CDGK implements a true fully differential architecture with matched internal gain blocks and a dedicated VOCM input that directly sets output common-mode voltage-enabling precise interface to differential ADCs without external level-shifting circuitry. Its ±15 V dual-supply capability supports high-voltage dynamic range while maintaining 95 dB CMRR at 800 kHz.
Unlike conventional op-amps, it features an integrated VCM error amplifier and internal 10-kΩ output resistors tied to that node, resulting in a closed-loop differential output impedance of [(2 × RF + 2 × RG) || 20 kΩ]. The active-low PD pin pulls quiescent current from 15 mA to 0.86 mA, placing outputs in >1 MΩ high-impedance state without disrupting bias conditions on VOCM or feedback networks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-signal bandwidth | 170 MHz at ±15 V supply - enables baseband signal amplification up to UHF without gain peaking or phase degradation |
| Slew rate | 51 V/µs - supports clean 2-VPP full-scale transitions at ≥250 kHz without slewing-induced distortion |
| Total harmonic distortion | –102 dBc at 250 kHz, 2 VPP, ±15 V - meets SNR requirements for 16-bit+ ADC drivers in medical imaging |
| Input voltage noise | 1.25 nV/√Hz at 10 kHz - minimizes added noise floor in low-amplitude sensor signal chains |
| Power-down quiescent current | 0.86 mA - reduces system standby power by >94% versus active mode (15 mA) |
| Common-mode rejection ratio | 95 dB at 800 kHz - rejects coupled EMI and ground bounce in mixed-signal PCB layouts |
| Supply voltage range | ±2.5 V to ±15 V (dual) or 5 V to 30 V (single) - accommodates legacy industrial rails and modern low-voltage SoC interfaces |
Pinout & Package
VSSOP-8 (DGK) package with exposed thermal pad (electrically isolated); 3.0 mm × 3.0 mm footprint, 0.65 mm pitch, 1.0 mm max height. Requires solder paste stencil aperture matching TI's PowerPAD guidelines for thermal reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN+ | Differential input (+) | High-impedance, matched input node accepting single-ended or differential source signals |
| PD | Active-low power-down control | Pull to VCC– to disable amplifier; internal 250-kΩ pull-up to VCC+ keeps device enabled if floating |
| VCC– | Negative supply rail | Connects to system negative rail; sets PD threshold at VCC– + 1.4 V |
| VOUT– | Differential output (–) | Provides inverted output path; must be terminated symmetrically with VOUT+ for balance |
| VIN– | Differential input (–) | Matched counterpart to VIN+; differential input resistance is 10 kΩ |
| VOCM | Output common-mode voltage reference | DC voltage applied here defines midpoint of VOUT+/VOUT– swing; bypass with 0.1 µF capacitor |
| VCC+ | Positive supply rail | Accepts up to +15 V; supplies internal bias and output stage drive capability |
| VOUT+ | Differential output (+) | Non-inverted output; differential output impedance is [(2×RF + 2×RG) || 20 kΩ] |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential I/O architecture | Eliminates need for external baluns or transformer coupling when interfacing to differential ADCs or DACs |
| Active power-down with high-Z outputs | Preserves VOCM bias and feedback network integrity during shutdown-no output shorting or latch-up risk |
| 1.25 nV/√Hz input voltage noise | Enables sub-10 µV RMS noise contribution in 100-kHz bandwidth applications like ultrasound beamforming |
| 95 dB CMRR at 800 kHz | Rejects switching noise from adjacent DC/DC converters without requiring guard traces or split ground planes |
| VOCM-controlled output level shifting | Allows direct interface to ADCs with non-rail-to-rail input ranges (e.g., AFE58JD18) using only one external voltage source |
Applications
| Ultrasound Beamforming Receiver | Differential ADC Driver |
|---|---|
Use Scenario: Amplifying weak echo signals from piezoelectric transducer arrays before digitization in portable ultrasound systems. IC Role / Device Role / Timing Role: Fully differential amplifier providing single-ended to differential conversion, gain, and common-mode level setting for AFE58JD18 time-gain control inputs. Use Value: 1.25 nV/√Hz noise floor and –102 dBc THD preserve dynamic range across 1–15 MHz imaging bands without post-processing correction. |
Use Scenario: Driving high-resolution SAR or pipeline ADCs (e.g., THS1206) in data acquisition systems requiring >90 dB SFDR. IC Role / Device Role / Timing Role: Precision differential output buffer with VOCM-adjustable common-mode voltage matching ADC input specification. Use Value: 170 MHz bandwidth and 51 V/µs slew rate ensure <10 ns settling to 0.01% for 16-bit conversions at 1 MSPS sample rates. |
| Industrial Sensor Signal Conditioning | Communications Baseband Processing |
Use Scenario: Conditioning low-level bridge sensor outputs (e.g., strain gauges) in PLC analog input modules operating from ±15 V rails. IC Role / Device Role / Timing Role: Low-drift, low-noise FDA rejecting common-mode interference from 50/60 Hz mains and motor drives. Use Value: 95 dB CMRR at 800 kHz suppresses conducted EMI without additional filtering, reducing BOM count and board area. |
Use Scenario: Transmitting balanced I/Q baseband signals in software-defined radio (SDR) transceivers before upconversion. IC Role / Device Role / Timing Role: Differential transmitter with matched amplitude/phase response enabling <–60 dBc image rejection. Use Value: –102 dBc THD at 250 kHz ensures minimal spectral regrowth in wideband LTE/Wi-Fi modulation schemes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar fully differential amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4561IDGKR | Lower noise (0.89 nV/√Hz), no power-down pin, 1.2 GHz GBW, VSSOP-8 | Higher bandwidth but lacks shutdown control; requires external enable logic for power cycling | Preferred when ultra-low noise dominates over power management needs |
| LMH5401RTVT | Higher slew rate (8000 V/µs), fixed-gain options, 1.2 GHz bandwidth, WQFN-20 | Larger package, no VOCM pin-requires external level-shifting network for ADC interfacing | Selected for RF/IF differential signaling where speed outweighs layout simplicity |
Compared with THS4130CDGK, THS4561IDGKR offers superior noise performance but removes the integrated power-down function critical for battery-powered ultrasound probes, while LMH5401RTVT delivers extreme speed at the cost of increased PCB area and loss of VOCM-based level control essential for precision ADC interfacing.
Availability
THS4130CDGK is available at Aetrix Electronics and suitable for medical imaging equipment, industrial data acquisition systems, and communications infrastructure requiring stable component supply across extended temperature ranges (–40°C to +85°C) and long production lifecycles.
Supply support for THS4130CDGK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in high-performance amplifiers, data converters, and power management ICs.
The THS413x product line was designed specifically for high-fidelity differential signal conditioning in demanding applications including medical ultrasound, test equipment, and high-speed data acquisition-emphasizing noise, distortion, and common-mode rejection over generic op-amp functionality.
FAQ
What is the function of the VOCM pin on the THS4130CDGK?
The VOCM (Voltage Output Common-Mode) pin on the THS4130CDGK directly sets the DC midpoint voltage of the differential output pair (VOUT+ and VOUT–). Applying a stable, low-impedance voltage to this pin-such as from a precision reference or filtered DAC output-ensures the THS4130CDGK's outputs center at the required level for downstream components like differential ADCs. If left unconnected, VOCM defaults to (VCC+ + VCC–)/2. A 0.1-µF bypass capacitor is mandatory to suppress noise coupling into the common-mode control loop.
Does the THS4130CDGK support single-supply operation?
Yes, the THS4130CDGK supports single-supply operation from 5 V to 30 V. In this configuration, VCC– is connected to ground, and VCC+ receives the positive rail. The device maintains full differential functionality, including VOCM control and power-down capability. Input common-mode range extends from –3.77 V to +4.3 V (at 5 V supply), and output swing reaches 1.2 V to 3.8 V (RL = 1 kΩ), making it suitable for interfacing with single-supply ADCs and microcontrollers without level-shifting circuitry.
How does the power-down feature affect output behavior in the THS4130CDGK?
When the PD pin is pulled low (≤ VCC– + 1.4 V), the THS4130CDGK enters power-down mode, reducing quiescent current to 0.86 mA and placing both VOUT+ and VOUT– into a high-impedance state (>1 MΩ). Critically, the internal bias network remains active-VOCM retains its set voltage, and feedback resistors stay loaded-so the amplifier resumes normal operation within microseconds of PD release, with no output glitches or settling delay. This behavior enables rapid channel multiplexing in multi-channel ultrasound receivers.
What package type does the THS4130CDGK use, and what thermal considerations apply?
The THS4130CDGK uses the DGK package: an 8-pin VSSOP with an exposed thermal pad. Its RθJA is 147.3°C/W, significantly higher than the HVSSOP (DGN) variant (57.6°C/W), so thermal design must prioritize copper area under the pad. TI recommends connecting the thermal pad to a large internal or bottom-layer ground plane via ≥4 thermal vias (0.3-mm diameter, spaced ≤1 mm apart). Failure to do so risks junction temperatures exceeding 125°C under continuous 15-mA operation at +85°C ambient.
Can the THS4130CDGK drive capacitive loads, and what layout guidance applies?
The THS4130CDGK is not unity-gain stable into purely capacitive loads >10 pF due to its internal compensation optimized for bandwidth. To drive such loads-including ADC input capacitance or PCB trace capacitance-add a 20-Ω series resistor at each output (VOUT+ and VOUT–), placed as close as possible to the DGK package pins. This isolates the amplifier from the capacitive reactance, restoring phase margin and preventing ringing or oscillation. For 50-Ω transmission lines, use 50-Ω series resistors to simultaneously provide isolation and source termination.
THS4130CDGK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Amplifier Type:
- Differential
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- 52V/µs
- Gain Bandwidth Product:
- 225 MHz
- -3db Bandwidth:
- 150 MHz
- Current - Input Bias:
- 2 µA
- Voltage - Input Offset:
- 200 µV
- Current - Supply:
- 14mA
- Current - Output / Channel:
- 85 mA
- Voltage - Supply Span (Min):
- 5 V
- Voltage - Supply Span (Max):
- 30 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSSOP
THS4130CDGK FAQ
1.How can I place an order for THS4130CDGK through Aetrix?
Please submit a Request for Quotation (RFQ) for THS4130CDGK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for THS4130CDGK reliable?
The price and inventory of THS4130CDGK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for THS4130CDGK is usually 5 days.
3.What payment methods are accepted for THS4130CDGK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for THS4130CDGK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for THS4130CDGK?
THS4130CDGK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your THS4130CDGK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for THS4130CDGK?
For technical support, including THS4130CDGK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your THS4130CDGK requirements.
6.How does Aetrix verify that THS4130CDGK is sourced from the original manufacturer or authorized distributors?
All THS4130CDGK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that THS4130CDGK meets industry standards.
7.What is the process for return or replacement of THS4130CDGK?
All THS4130CDGK units undergo pre-shipment inspection (PSI). If there is an issue with THS4130CDGK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The THS4130CDGK part is unused and in its original packaging.
Return procedure for THS4130CDGK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
THS4130CDGK Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
